50-NM SELF-ALIGNED HIGH ELECTRON-MOBILITY TRANSISTORS ON GaAs SUBSTRATES WITH EXTREMELY HIGH EXTRINSIC TRANSCONDUCTANCE AND HIGH GAIN

We report the design, fabrication and characterization of metamorphic high electron-mobility transistors (MHEMTs) with self-aligned ohmic electrodes. In this work, asymmetrically recessed 50-nm Γ-gates have been successfully used as the shadow mask for ohmic metal deposition. Extremely high extrinsic transconductance over a wide drain bias from 0.1 to 1.25 V can be made possible by fabricating devices with small gate-source spacing, small source-drain spacing, and the non-alloyed ohmic. Measured maximum extrinsic transconductance of 3 S/mm is a new record for all HEMT devices on GaAs and equals the best results from InP-based HEMTs. The same devices also show a voltage gain of 22, maximum stable gain of 10.8 dB at 110 GHz, and breakdown voltage of 4.3 V, which all are the highest among any self-aligned HEMTs based on InGaAs channel. The outstanding performance is the result of the seamless integration of the asymmetric gate recess and Γ-gate-based self-aligned ohmic process.

[1]  W. Deal,et al.  InAs/InGaAs composite-channel HEMT on InP: Tailoring InGaAs thickness for performance , 2008, International Conference on Indium Phosphide and Related Materials.

[2]  T. Enoki,et al.  3 S/mm extrinsic transconductance of InP-based high electron mobility transistor by vertical and lateral scale-down , 2006 .

[3]  K. Elgaid,et al.  50-nm Self-Aligned and “Standard” T-gate InP pHEMT Comparison: The Influence of Parasitics on Performance at the 50-nm Node , 2006, IEEE Transactions on Electron Devices.

[4]  N. Waldron,et al.  90 nm Self-aligned Enhancement-mode InGaAs HEMT for Logic Applications , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  Jonathan K. Abrokwah,et al.  Nonalloyed InGaAs/GaAs ohmic contacts for self‐aligned ion implanted GaAs heterostructure field effect transistors , 1992 .

[6]  M. Rodwell,et al.  Extremely High gm> 2.2 S/mm and fT> 550 GHz in 30-nm Enhancement-Mode InP-HEMTs with Pt/Mo/Ti/Pt/Au Buried Gate , 2007, 2007 IEEE 19th International Conference on Indium Phosphide & Related Materials.

[7]  A. Leuther,et al.  50 nm MHEMT Technology for G- and H-Band MMICs , 2007, 2007 IEEE 19th International Conference on Indium Phosphide & Related Materials.

[8]  K.H.G. Duh,et al.  Asymmetrically Recessed 50-nm Gate-Length Metamorphic High Electron-Mobility Transistor With Enhanced Gain Performance , 2008, IEEE Electron Device Letters.

[9]  Wonill Ha,et al.  Enhancement-Mode Metamorphic HEMT on GaAs Substrate With 2 S/mm $g_{m}$ and 490 GHz $f_{T}$ , 2008, IEEE Electron Device Letters.

[10]  April Brown,et al.  50-nm self-aligned-gate pseudomorphic AlInAs/GaInAs high electron mobility transistors , 1992 .

[11]  Stephen M. Goodnick,et al.  Simulation of Ultrasubmicrometer-Gate In 0.52 Al 0.48 As/In 0.75 Ga 0.25 As/In 0.52 Al 0.48 As/InP Pseudomorphic HEMTs Using a Full-Band , 2007 .

[12]  M. Saraniti,et al.  Simulation of Ultrasubmicrometer-Gate $\hbox{In}_{0.52} \hbox{Al}_{0.48}\hbox{As/In}_{0.75}\hbox{Ga}_{0.25}\hbox{As/In}_{0.52}\hbox{Al}_{0.48}\hbox{As/InP}$ Pseudomorphic HEMTs Using a Full-Band Monte Carlo Simulator , 2007, IEEE Transactions on Electron Devices.

[13]  P. Seekell,et al.  50-nm Metamorphic High-Electron-Mobility Transistors With High Gain and High Breakdown Voltages , 2009, IEEE Electron Device Letters.