Reliability and Processing Effects of Bandgap-Engineered SONOS (BE-SONOS) Flash Memory and Study of the Gate-Stack Scaling Capability
暂无分享,去创建一个
Chih-Yuan Lu | Tahone Yang | Kuang-Chao Chen | Jeng Gong | Rich Liu | Hang-Ting Lue | Kuang-Yeu Hsieh | Ling-Wu Yang | Pei-Ying Du | Szu-Yu Wang | Erh-Kun Lai | Chien-Wei Liao | Sheng-Chi Lai
[1] E. Lai,et al. A High-Speed BE-SONOS NAND Flash Utilizing the Field-Enhancement Effect of FinFET , 2007, 2007 IEEE International Electron Devices Meeting.
[2] Y. Shih,et al. BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[3] Chih-Yuan Lu,et al. A transient analysis method to characterize the trap vertical location in nitride-trapping devices , 2004, IEEE Electron Device Letters.
[4] Konstantin K. Likharev,et al. Layered tunnel barriers for nonvolatile memory devices , 1998 .
[5] Chih-Yuan Lu,et al. A Novel Gate-Sensing and Channel-Sensing Transient Analysis Method for Real-Time Monitoring of Charge Vertical Location in Sonos-Type Devices and its Applications in Reliability Studies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[6] Jeng Gong,et al. Effect of fabrication process on the charge trapping behavior of SiON thin films , 2006 .
[7] Tahone Yang,et al. Reliability Model of Bandgap Engineered SONOS (BE-SONOS) , 2006, 2006 International Electron Devices Meeting.
[8] Chih-Yuan Lu,et al. A Highly Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[9] Kinam Kim,et al. Technology for sub-50nm DRAM and NAND flash manufacturing , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[10] Hang-Ting Lue,et al. Novel soft erase and re-fill methods for a P/sup +/-poly gate nitride-trapping non-volatile memory device with excellent endurance and retention properties , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..
[11] K. Kanda,et al. A High-performance Multi-level NAND Flash Memory with 43nm-node Floating-gate Technology , 2007, 2007 IEEE International Electron Devices Meeting.
[12] Hang-Ting Lue,et al. A novel p-channel NAND-type flash memory with 2-bit/cell operation and high programming throughput (> 20 MB/sec) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[13] Tahone Yang,et al. Study of Local Trapping and STI Edge Effects on Charge-Trapping NAND Flash , 2007, 2007 IEEE International Electron Devices Meeting.