Reliability and Processing Effects of Bandgap-Engineered SONOS (BE-SONOS) Flash Memory and Study of the Gate-Stack Scaling Capability

In this paper, the reliability properties of bandgap-engineered SONOS (BE-SONOS) devices with various processing methods are extensively studied. BE-SONOS employs a multilayer O1/N1/O2/N2/O3 stack, where O1/N1/O2 serves as a bandgap-engineered tunneling barrier that provides an efficient hole-tunneling erase but eliminates the direct-tunneling leakage. BE-SONOS can overcome the fundamental limitation of the conventional SONOS, for which fast erase speed and good data retention cannot be simultaneously achieved. In this paper, a comprehensive understanding of BE-SONOS reliability is reported, including the processing effects of the critical ONO barrier (O1/N1/O2), the trapping layer (N2), and the top blocking oxide (O3). Moreover, the capability of dielectric scaling is also evaluated. Lower P/E voltages, good P/E cycling endurance, and data retention are maintained when N2 and O3 are further scaled to 60 . The results in this paper provide design and processing guidelines for optimizing the performance and reliability of BE-SONOS flash memory devices.

[1]  E. Lai,et al.  A High-Speed BE-SONOS NAND Flash Utilizing the Field-Enhancement Effect of FinFET , 2007, 2007 IEEE International Electron Devices Meeting.

[2]  Y. Shih,et al.  BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[3]  Chih-Yuan Lu,et al.  A transient analysis method to characterize the trap vertical location in nitride-trapping devices , 2004, IEEE Electron Device Letters.

[4]  Konstantin K. Likharev,et al.  Layered tunnel barriers for nonvolatile memory devices , 1998 .

[5]  Chih-Yuan Lu,et al.  A Novel Gate-Sensing and Channel-Sensing Transient Analysis Method for Real-Time Monitoring of Charge Vertical Location in Sonos-Type Devices and its Applications in Reliability Studies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[6]  Jeng Gong,et al.  Effect of fabrication process on the charge trapping behavior of SiON thin films , 2006 .

[7]  Tahone Yang,et al.  Reliability Model of Bandgap Engineered SONOS (BE-SONOS) , 2006, 2006 International Electron Devices Meeting.

[8]  Chih-Yuan Lu,et al.  A Highly Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[9]  Kinam Kim,et al.  Technology for sub-50nm DRAM and NAND flash manufacturing , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[10]  Hang-Ting Lue,et al.  Novel soft erase and re-fill methods for a P/sup +/-poly gate nitride-trapping non-volatile memory device with excellent endurance and retention properties , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[11]  K. Kanda,et al.  A High-performance Multi-level NAND Flash Memory with 43nm-node Floating-gate Technology , 2007, 2007 IEEE International Electron Devices Meeting.

[12]  Hang-Ting Lue,et al.  A novel p-channel NAND-type flash memory with 2-bit/cell operation and high programming throughput (> 20 MB/sec) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[13]  Tahone Yang,et al.  Study of Local Trapping and STI Edge Effects on Charge-Trapping NAND Flash , 2007, 2007 IEEE International Electron Devices Meeting.