Multi-objective Network-on-Chip synthesis with transaction level simulation

The Network-on-Chip (NoC) synthesis problem consists in generating NoC topology to guarantee system design objectives such as: system performance and area. A novel multi-objective NoC synthesis solver is proposed to design application specific NoC of multi-stage topology. Based on NSGAII, a multi-objective genetic algorithm, the solver aims to supply multi-objective Pareto solutions set for the multiple design objectives rather than one single objective subset, so that designers can make flexible decisions according to different design objectives and budgets. The switch area model is obtained from RTL implementation and system performances are measured using SystemC TLM simulation. Experiments on multimedia and general benchmark applications demonstrate the efficiency of this method.

[1]  Luca Benini,et al.  Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework , 2008 .

[2]  Li Su,et al.  Hierarchical Cluster-Based Irregular Topology Customization for Networks-on-Chip , 2008, 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing.

[3]  Frank Ghenassia.  Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .

[4]  Kshitij Bhardwaj,et al.  Energy and bandwidth aware mapping of IPs onto regular NoC architectures using Multi-Objective Genetic Algorithms , 2009, 2009 International Symposium on System-on-Chip.

[5]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[6]  Krishnan Srinivasan,et al.  Linear programming based techniques for synthesis of network-on-chip architectures , 2006, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[7]  Glenn Leary,et al.  Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Wolfgang Rosenstiel,et al.  SystemC: methodologies and applications , 2003 .

[9]  L. Benini,et al.  Designing Application-Specific Networks on Chips with Floorplan Information , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[10]  Kalyanmoy Deb,et al.  A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..

[11]  Luca Benini,et al.  Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[12]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[13]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Ahmad Khademzadeh,et al.  Evaluating the Performance of a Chaos Genetic Algorithm for Solving the Network on Chip Mapping Problem , 2009, 2009 International Conference on Computational Science and Engineering.

[15]  Sungjoo Yoo,et al.  Topology Synthesis of Cascaded Crossbar Switches , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.