Designing a hardware in the loop wireless digital channel emulator for software defined radio

The testing, verification and evaluation of wireless systems is an important but challenging endeavor. The most realistic method to test a wireless system is a field deployment. Unfortunately, this is not only expensive but also time consuming. In this paper, we present the design and implementation of a digital wireless channel emulator, which connects directly to a number of radios, and mimics the wireless channels between them, across a range of scenarios, in real-time. We use high-level synthesis tools to design the emulator while performing design space exploration. We describe the optimizations and tradeoffs that were necessary to reach the target throughput and area requirements.

[1]  Vinko Erceg,et al.  Channel Models for Fixed Wireless Applications , 2001 .

[2]  Juanjo Noguera,et al.  Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools , 2011 .

[3]  Scott Hauck,et al.  Impulse C vs. VHDL for Accelerating Tomographic Reconstruction , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[4]  Jason Cong,et al.  FPGA-accelerated 3D reconstruction using compressive sensing , 2012, FPGA '12.

[5]  Ashutosh Sabharwal,et al.  An FPGA based rapid prototyping platform for MIMO systems , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[6]  Joseph R. Cavallaro,et al.  Architecture design and implementation of the increasing radius - List sphere detector algorithm , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.

[7]  Juanjo Noguera,et al.  Building real-time HDTV applications in FPGAs using processors, AXI interfaces and high level synthesis tools , 2011, 2011 Design, Automation & Test in Europe.

[8]  Ron Sass,et al.  Design of a scalable digital Wireless Channel Emulator for networking radios , 2011, 2011 - MILCOM 2011 Military Communications Conference.

[9]  Jason Cong,et al.  High-Level Synthesis for FPGAs: From Prototyping to Deployment , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Peter Steenkiste,et al.  FPGA-Based Channel Simulator for a Wireless Network Emulator , 2009, VTC Spring 2009 - IEEE 69th Vehicular Technology Conference.

[11]  Andrés Takach,et al.  C based hardware design for wireless applications , 2005, Design, Automation and Test in Europe.

[12]  Yun Liang,et al.  High level synthesis of stereo matching: Productivity, performance, and software constraints , 2011, 2011 International Conference on Field-Programmable Technology.

[13]  Cyril-Daniel Iskander,et al.  A MATLAB R ©-based Object-Oriented Approach to Multipath Fading Channel Simulation , 2022 .

[14]  Walid A. Najjar,et al.  Compiler generated systolic arrays for wavefront algorithm acceleration on FPGAs , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[15]  Walid A. Najjar,et al.  Compiled hardware acceleration of Molecular Dynamics code , 2008, 2008 International Conference on Field Programmable Logic and Applications.