An Adaptive Motion Estimation Architecture for H.264/AVC

We introduce a variable block size motion estimation architecture that is adaptive to the full search (FS) and the three-step search (3SS) algorithms. Early termination, intensive data reuse, pipelined datapath with bit serial execution, and memory access management tailored to the search patterns of the FS and 3SS form key features of the architecture. The design was synthesized using Synopsys Design Compiler and 45nm standard cell library technology. The architecture sustains real-time CIF format with an operational frequency as low as 17.6MHz and consumes 1.98 mW at this clock rate. This architecture with its 500MHz peak operational frequency provides the end-user with the flexibility of choosing between video quality and throughput based on power consumption and processing speed constraints.

[1]  John V. McCanny,et al.  A VLSI architecture for variable block size video motion estimation , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Minoru Etoh,et al.  Advances in Wireless Video Delivery , 2005, Proceedings of the IEEE.

[3]  Liang-Gee Chen,et al.  Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[4]  Lai-Man Po,et al.  A novel four-step search algorithm for fast block motion estimation , 1996, IEEE Trans. Circuits Syst. Video Technol..

[5]  Jooheung Lee,et al.  An efficient architecture for motion estimation and compensation in the transform domain , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[7]  Timo Hämäläinen,et al.  A Configurable Motion Estimation Architecture for Block-Matching Algorithms , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Kai-Kuang Ma,et al.  A new diamond search algorithm for fast block-matching motion estimation , 2000, IEEE Trans. Image Process..

[9]  Sang-Seol Lee,et al.  A 4-way pipelined processing architecture for three step search block-matching motion estimation , 2004, 2004 IEEE International Conference on Multimedia and Expo (ICME) (IEEE Cat. No.04TH8763).

[10]  Ali Akoglu,et al.  Bit-by-Bit Pipelined and Hybrid-Grained 2D Architecture for Motion Estimation of H.264/AVC , 2012, J. Signal Process. Syst..

[11]  Liang-Gee Chen,et al.  Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[12]  Minho Kim,et al.  A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264 , 2005, ASP-DAC '05.

[13]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[14]  Lap-Pui Chau,et al.  Hexagon-based search pattern for fast block motion estimation , 2002, IEEE Trans. Circuits Syst. Video Technol..

[15]  Wen Gao,et al.  Reusable Architecture and Complexity-Controllable Algorithm for the Integer/Fractional Motion Estimation of H.264 , 2007, IEEE Transactions on Consumer Electronics.

[16]  Alexis M. Tourapis,et al.  Enhanced predictive zonal search for single and multiple frame motion estimation , 2002, IS&T/SPIE Electronic Imaging.

[17]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[18]  K. R. Rao,et al.  Techniques and Standards for Image, Video, and Audio Coding , 1996 .

[19]  Chein-Wei Jen,et al.  Motion estimation using on-line arithmetic , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[20]  Chein-Wei Jen,et al.  On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture , 2002, IEEE Trans. Circuits Syst. Video Technol..

[21]  Thou-Ho Chen.  A cost-effective three-step hierarchical search block-matching chip for motion estimation , 1998 .

[22]  Liang-Gee Chen,et al.  A novel hybrid motion estimator supporting diamond search and fast full search , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[23]  Trevor N. Mudge,et al.  Power: A First-Class Architectural Design Constraint , 2001, Computer.

[24]  Chien-Min Ou,et al.  An efficient VLSI architecture for H.264 variable block size motion estimation , 2005, IEEE Transactions on Consumer Electronics.

[25]  Liang-Gee Chen,et al.  Parallel architectures for 3-step hierarchical search block-matching algorithm , 1994, IEEE Trans. Circuits Syst. Video Technol..

[26]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[27]  Lan-Rong Dung,et al.  A content-based methodology for power-aware motion estimation architecture , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  Philip Heng Wai Leong,et al.  Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors , 2008, J. Signal Process. Syst..

[29]  Lurng-Kuo Liu,et al.  A block-based gradient descent search algorithm for block motion estimation in video coding , 1996, IEEE Trans. Circuits Syst. Video Technol..

[30]  Hyuk-Jae Lee,et al.  Bit plane matching based variable block size motion estimation method and its hardware architecture , 2010, IEEE Transactions on Consumer Electronics.

[31]  Javier Hormigo,et al.  SAD computation based on online arithmetic for motion estimation , 2006, Microprocess. Microsystems.

[32]  Luca Fanucci,et al.  Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems , 2004 .

[33]  Oscar C. Au,et al.  Predictive motion vector field adaptive search technique (PMVFAST): enhancing block-based motion estimation , 2000, IS&T/SPIE Electronic Imaging.

[34]  Chi-Ying Tsui,et al.  An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithms , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[35]  Jianfeng Xu,et al.  Fast integer-pel and fractional-pel motion estimation for H.264/AVC , 2006, J. Vis. Commun. Image Represent..