论文信息 - CMOS LNA optimization techniques: Comparative study

CMOS LNA optimization techniques: Comparative study

This paper describes and analyzes two low-noise amplifier (LNA) optimization techniques which are applied to the common-source MOS topology with inductive degeneration. The optimization techniques are consisted of the inductive-specified and the current-specified technique. The purpose of the paper is to provide clear understanding of the design guidelines, limitations and the pros and cons regarding each design technique. LNA examples are designed following the guidelines of each technique using standard CMOS 0.18um process.

Vasilis Papageorgiou | Spyros Vlassis

[1] Hossein Hashemi,et al. Concurrent multiband low-noise amplifiers-theory, design, and applications , 2002 .

[2] Pietro Andreani,et al. Noise optimization of an inductively degenerated CMOS low noise amplifier , 2001 .

[3] Sorin P. Voinigescu,et al. A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[4] Thomas H. Lee,et al. The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[5] T.H. Lee,et al. A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.