Analytically Closed Calculation of the Conduction and Switching Losses of Three-Phase AC-AC Sparse Matrix Converters

For three-phase AC-AC power conversion a conventional matrix converter (CMC) or a DC side connection of a current DC link rectifier and a voltage DC link inverter comprising no energy storage components in the DC link could be employed. The combination of DC converters does show a lower number of turn-off power semiconductors and, therefore, has been denoted as Sparse Matrix Converter (SMC) or Very Sparse Matrix Converter (VSMC). A limitation of the phase displacement of the current and voltage fundamentals at the input and at the output to ±π/6 does allow a further reduction of the system complexity, the respective circuit topology has been introduced as Ultra Sparse Matrix Converter (USMC) in the literature. In this paper a novel concept for the analytical calculation of the current stresses on the power semiconductors of the Sparse Matrix Converter Topologies (SMC, VSMC, and USMC) is proposed. Furthermore, the switching losses of the output stage which shows identical structure for the SMC, VSMC and USMC are calculated analytically based on an experimentally determined dependency of the switching loss energy on the switching voltage and current. As a comparison to a digital simulation shows, the analytical results do show a very good accuracy in a wide modulation range and for widely varying load current phase angle and widely varying ratio of output and mains frequency and therefore do provide an excellent basis for the dimensioning of the SMC, VSMC or USMC and/or for the determination of the rated output power and efficiency which could be achieved by employing given power transistors and diodes.

[1]  J. Kolar,et al.  Influence of the modulation method on the conduction and switching losses of a PWM converter system , 1990, Conference Record of the 1990 IEEE Industry Applications Society Annual Meeting.

[2]  M. Baumann,et al.  Novel three-phase AC-DC-AC sparse matrix converter , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[3]  J. Kolar,et al.  Comparative evaluation of modulation methods for a three-phase/switch buck power factor corrector concerning the input capacitor voltage ripple , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[4]  Johann W. Kolar,et al.  Experimental analysis of a 5 kW wide input voltage range three-phase buck+boost power factor corrector , 2001 .

[5]  Andreas Lindemann.  A New IGBT with Reverse Blocking Capability , 2002 .

[6]  Johann W. Kolar,et al.  Design of a novel multi-chip power module for a three-phase buck+boost unity power factor utility interface supplying the variable voltage DC link of a square-wave inverter drive , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[7]  Frede Blaabjerg,et al.  Speeding-up the maturation process of the matrix converter technology , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).