Shrinkable triple self-aligned field-enhanced split-gate flash memory

This paper demonstrates a shrinkable triple self-aligned split-gate flash cell fabricated using a standard 0.13-/spl mu/m copper interconnect process. The approach used here to create a self-aligned structure is to form a spacer against the prior layer. Due to a higher aspect ratio when the cell pitch decreases, the profile of the spacer structure becomes sharper. This improves process control of the spacer profile and length. All the processes used here are compatible with standard logic process. The word line channel length of the cell is 0.11 /spl mu/m. It is comparable in area with a stacked-gate cell and can be less than 13F/sup 2/. The cell is erased by using poly-poly Fowler-Nordheim tunneling with a sharp floating-gate edge to increase the electric field, and is programmed by source-side injection. As a result, this cell is highly suitable for low power applications and embedded products. Characterization shows considerable program and erase speed, up to 300 K times cycling endurance, and excellent disturb margins.

[1]  C.S. Wang,et al.  The impacts of control gate voltage on the cycling endurance of split gate flash memory , 2000, IEEE Electron Device Letters.

[2]  Rebecca D. Mih,et al.  0.18 um modular triple self-aligned embedded split-gate flash memory , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[3]  G. Atwood,et al.  Erratic Erase In ETOX/sup TM/ Flash Memory Array , 1993, Symposium 1993 on VLSI Technology.

[4]  S. C. Tsao,et al.  A novel high density contactless flash memory array using split-gate sources-side-injection cell for 5 V-only applications , 1994, Proceedings of 1994 VLSI Technology Symposium.

[5]  Shinji Taguchi,et al.  A new flash-erase EEPROM cell with a sidewall select-gate on its source side , 1989, International Technical Digest on Electron Devices Meeting.

[6]  Chun-Mai Liu,et al.  On the cell misalignment for multilevel storage FLASH E/sup 2/PROM , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[7]  Guido Groeseneken,et al.  Analysis of the enhanced hot-electron injection in split-gate transistors useful for EEPROM applications , 1992 .

[8]  U. Sharma,et al.  Improved performance and reliability of split gate source-side injected flash memory cells , 1996, International Electron Devices Meeting. Technical Digest.

[9]  Dana Lee,et al.  A novel 3 volts-only, small sector erase, high density flash E/sup 2/PROM , 1994, Proceedings of 1994 VLSI Technology Symposium.