Signal transition graph decomposition: internal communication for speed independent circuit implementation
暂无分享,去创建一个
Walter Vogler | Ralf Wollowski | M. Schaefer | Dominic Wist | W. Vogler | Dominic Wist | Ralf Wollowski | M. Schaefer
[1] Gérard Berthelot,et al. Transformations and Decompositions of Nets , 1986, Advances in Petri Nets.
[2] Chris J. Myers,et al. Synthesis of Timed Circuits Based on Decomposition , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Walter Vogler,et al. STG Decomposition: Internal Communication for SI Implementability , 2010, 2010 10th International Conference on Application of Concurrency to System Design.
[4] Josep Carmona,et al. Synthesis of asynchronous controllers using integer linear programming , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Doug A. Edwards,et al. Balsa: An Asynchronous Hardware Synthesis Language , 2002, Comput. J..
[6] Maciej Koutny,et al. Logic synthesis for asynchronous circuits based on Petri net unfoldings and incremental SAT , 2004, Proceedings. Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004..
[7] Alexandre Yakovlev,et al. Resolution of Encoding Conflicts by Signal Insertion and Concurrency Reduction Based on STG Unfoldings , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).
[8] Luciano Lavagno,et al. Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .
[9] Walter Vogler,et al. Component refinement and CSC-solving for STG decomposition , 2007, Theor. Comput. Sci..
[10] Walter Vogler,et al. Avoiding irreducible CSC conflicts by internal communication , 2008, 2008 8th International Conference on Application of Concurrency to System Design.
[11] Walter Vogler,et al. Improved Decomposition of Signal Transition Graphs , 2007, Fundam. Informaticae.
[12] Josep Carmona,et al. Logic Synthesis of Handshake Components Using Structural Clustering Techniques , 2008, PATMOS.