Optimizing the vertical IGBT structure-the NPT concept as the most economic and electrically ideal solution for a 1200 V-IGBT

In this paper a new low loss 1200 V IGBT is discussed: optimizing the vertical structure of a fast switching IGBT in economic standard NPT-DMOS-technology, will result (without increase of switching losses) in a lowered on state voltage close to 2 V, a value which until now was believed to be reachable only by implementing problematic trench technology. Key points in this development are improvements in the ability of handling thin wafers below 200 /spl mu/m as well as modifications of the backside p emitter.

[1]  Masahito Otsuki,et al.  The 3rd generation IGBT toward a limitation of IGBT performance , 1993, [1993] Proceedings of the 5th International Symposium on Power Semiconductor Devices and ICs.

[2]  W. Kiffe,et al.  A low loss/highly rugged IGBT-generation based on a self aligned process with double implanted n/n/sup +/-emitter , 1994, Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics.

[3]  Gourab Majumdar,et al.  A new generation high speed low loss IGBT module , 1992, Proceedings of the 4th International Symposium on Power Semiconductor Devices and Ics.

[4]  T. Laska,et al.  A 2000 V non-punchthrough IGBT with high ruggedness , 1992 .

[5]  A. Porst,et al.  Ultimate limits of an IGBT (MCT) for high voltage applications in conjunction with a diode , 1994, Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics.

[6]  Y. Ishimura,et al.  A high performance IGBT with new n+buffer structure , 1995, Proceedings of International Symposium on Power Semiconductor Devices and IC's: ISPSD '95.

[7]  J. Sack,et al.  A new concept for a non punch through IGBT with MOSFET like switching characteristics , 1989, 20th Annual IEEE Power Electronics Specialists Conference.