A knowledge-based simulation environment for the early design of multichip modules

Abstract A knowledge-based simulation environment is developed to facilitate the early design of Multichip Modules (MCMs). Electrical system performance measures such as module clock frequency, etc. are predicted and analyzed for different interconnect and packaging technologies. Performance-limiting factors such as power dissipation, coupled noise, and simultaneous switching noise are also included in this work. CMOS based MCMs for workstation applications are used to demonstrate the feasibility of the system in development.

[1]  W. Donath.  Wire length distribution for placements of computer logic , 1981 .

[2]  H. B. Bakoglu,et al.  A system-level circuit model for multi- and single-chip CPUs , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  L. L. Moresco.  Electronic system packaging: the search for manufacturing the optimum in a sea of constraints , 1989, Proceedings. Seventh IEEE/CHMT International Electronic Manufacturing Technology Symposium,.

[4]  Jerzy W. Rozenblit,et al.  Packaging design support environment-a simulation system for analysis of VLSI interconnects , 1990, Ninth Annual International Phoenix Conference on Computers and Communications. 1990 Conference Proceedings.

[5]  Ramesh Senthinathan,et al.  Signal Integrity and Simultaneous Switching Noise of CMOS Devices and Systems. , 1992 .

[6]  Andreas C. Cangellaris,et al.  Module Frequency And Noise Budget Limitations/tradeoffs In Multi-chip Modules As A Function Of CMOS Chips Integration , 1992, Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[7]  Richard Fikes,et al.  The role of frame-based representation in reasoning , 1985, CACM.

[8]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .

[9]  Andreas C. Cangellaris,et al.  Simulation of transients in VLSI packaging interconnections , 1989 .

[10]  Jerzy W. Rozenblit,et al.  Electrical performance evaluation for multi-chip assemblies using knowledge based approach , 1992, [1992 Proceedings] Electrical Performance of Electronic Packaging.

[11]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[12]  J.L. Prince,et al.  Intelligent design automation of VLSI interconnects , 1992, Eleventh Annual International Phoenix Conference on Computers and Communication [1992 Conference Proceedings].

[13]  R. Senthinathan,et al.  Noise immunity characteristics of CMOS receivers and effects of skewing/damping CMOS output driver switching waveform on the ‘simultaneous’ switching noise , 1992 .

[14]  J. Peter Krusius.  System interconnection of high-density multichip modules , 1991 .

[15]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[16]  Peter Sandborn.  A software tool for technology tradeoff evaluation in multichip packaging , 1991, [1991 Proceedings] Eleventh IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[17]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .