S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity

Symmetry and matching between critical building blocks have a significant impact on analog system performance. However, there is limited research on generating system level symmetry constraints. In this paper, we propose a novel method of detecting system symmetry constraints for analog circuits with graph similarity. Leveraging spectral graph analysis and graph centrality, the proposed algorithm can be applied to circuits and systems of large scale and different architectures. To the best of our knowledge, this is the first work in detecting system level symmetry constraints for analog and mixed-signal (AMS) circuits. Experimental results show that the proposed method can achieve high accuracy of 88.3% with low false alarm rate of less than 1.1% in largescale AMS designs.

[1]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[2]  Nuno Horta,et al.  LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[4]  X. Hong,et al.  Constraints generation for analog circuits layout , 2004, 2004 International Conference on Communications, Circuits and Systems (IEEE Cat. No.04EX914).

[5]  Nan Sun,et al.  A 10-b 800-MS/s Time-Interleaved SAR ADC With Fast Variance-Based Timing-Skew Calibration , 2017, IEEE Journal of Solid-State Circuits.

[6]  John W. Emerson,et al.  Nonparametric Goodness-of-Fit Tests for Discrete Null Distributions , 2011, R J..

[7]  Eric Jones,et al.  SciPy: Open Source Scientific Tools for Python , 2001 .

[8]  Jens Lienig,et al.  Automation of Analog IC Layout: Challenges and Solutions , 2015, ISPD.

[9]  Yao-Wen Chang,et al.  Recent research development and new challenges in analog layout synthesis , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[10]  Sheqin Dong,et al.  Analog constraints extraction based on the signal flow analysis , 2005, 2005 6th International Conference on ASIC.

[11]  Tsung-Yi Ho,et al.  Analog layout synthesis with knowledge mining , 2015, 2015 European Conference on Circuit Theory and Design (ECCTD).

[12]  Sergey Brin,et al.  The Anatomy of a Large-Scale Hypertextual Web Search Engine , 1998, Comput. Networks.

[13]  Kun Lu,et al.  Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Alberto L. Sangiovanni-Vincentelli,et al.  Generalized constraint generation for analog circuit design , 1993, ICCAD.

[15]  Ryan Miller,et al.  Identifying network structure similarity using spectral graph theory , 2018, Applied Network Science.

[16]  Aric Hagberg,et al.  Exploring Network Structure, Dynamics, and Function using NetworkX , 2008, Proceedings of the Python in Science Conference.

[17]  Shyh-Chang Lin,et al.  A Matching-based Placement and Routing System for Analog Design , 2007, 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[18]  King-Sun Fu,et al.  A distance measure between attributed relational graphs for pattern recognition , 1983, IEEE Transactions on Systems, Man, and Cybernetics.

[19]  Andrew B. Kahng,et al.  New spectral methods for ratio cut partitioning and clustering , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..