Optimization of Vertical GaN Drift Region Layers for Avalanche and Punch-Through Pn-Diodes