Design of allpass variable fractional delay filter with signed powers-of-two coefficients

This paper investigates the optimal design of allpass variable fractional delay (VFD) filters with coefficients expressed as sums of signed powers-of-two terms, where the weighted integral squared error is the cost function to be minimized. The design can be classified as an integer programming problem. To solve this problem, a new procedure is proposed to generate a reduced discrete search region to decrease the computational complexity. A new exact penalty function method is developed to solve the optimal design problem for allpass VFD filter with signed powers-of-two coefficients. Design examples show that the proposed method can achieve a higher accuracy when compared with the quantization method.

[1]  Soo-Chang Pei,et al.  A New Method for Least-Squares and Minimax Group-Delay Error Design of Allpass Variable Fractional-Delay Digital Filters , 2010, EURASIP J. Adv. Signal Process..

[2]  Tian-Bo Deng.  Closed-Form Mixed Design of High-Accuracy All-Pass Variable Fractional-Delay Digital Filters , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Kok Lay Teo,et al.  An exact penalty function method for nonlinear mixed discrete programming problems , 2013, Optim. Lett..

[4]  Marc Joye,et al.  Optimal Left-to-Right Binary Signed-Digit Recoding , 2000, IEEE Trans. Computers.

[5]  Yong Ching Lim,et al.  Signed power-of-two term allocation scheme for the design of digital filters , 1999 .

[6]  Lars Wanhammar,et al.  An MILP Approach for the Design of Linear-Phase FIR Filters with Minimum Number of Signed-Power-of-Two Terms , 2001 .

[7]  D. Ait-Boudaoud,et al.  Genetic approach to design of multiplierless FIR filters , 1993 .

[8]  Yong Ching Lim,et al.  A polynomial-time algorithm for designing digital filters with power-of-two coefficients , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[9]  Michele Marchesi,et al.  Applications of simulated annealing for the design of special digital filters , 1992, IEEE Trans. Signal Process..

[10]  Kok Lay Teo,et al.  Variable Digital Filter With Least-Square Criterion and Peak Gain Constraints , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Jong-Jy Shyu,et al.  Minimax phase error design of allpass variable fractional-delay digital filters by iterative weighted least-squares method , 2009, Signal Process..

[12]  Hai Huyen Dam.  Design of Allpass Variable Fractional Delay Filter , 2011, IEEE Transactions on Signal Processing.

[13]  Tapio Saramäki,et al.  Design and implementation of multiplierless adjustable fractional-delay all-pass filters , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  Vesa Välimäki,et al.  Efficient tunable IIR and allpass filter structures , 2001 .

[15]  Chien-Cheng Tseng,et al.  Design of 1-D and 2-D variable fractional delay allpass filters using weighted least-squares method , 2002 .

[16]  Tian-Bo Deng.  Noniterative WLS design of allpass variable fractional-delay digital filters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Y. Lim,et al.  FIR filter design over a discrete powers-of-two coefficient space , 1983 .

[18]  Rudolf Rabenstein.  Minimization of transient signals in recursive time-varying digital filters , 1988 .

[19]  Kok Lay Teo,et al.  A Discrete Filled Function Method for the Design of FIR Filters With Signed-Powers-of-Two Coefficients , 2008, IEEE Transactions on Signal Processing.

[20]  Tapio Saramäki,et al.  An algorithm for the optimization of adjustable fractional-delay all-pass filters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[21]  Tian-Bo Deng.  Minimax Design of Low-Complexity Allpass Variable Fractional-Delay Digital Filters , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[23]  Tian-Bo Deng.  Generalized WLS Method for Designing All-Pass Variable Fractional-Delay Digital Filters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Y. Lim.  Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude , 1990 .

[25]  Kok Lay Teo,et al.  Variable Digital Filter With Group Delay Flatness Specification or Phase Constraints , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.