Systolic product-sum circuit for GF((22)m) using neuron MOSFETs

A quaternary systolic product-sum computation circuit for GF((2^2)^m) using voltage-mode vMOSFETs is presented. The design is composed of four basic cells connected in a pipelined fashion. Each basic cell is composed of 2 Galois field adders, 2 Galois field multipliers, and 7 flip-flops. The circuit was simulated using Affirma Analog Circuit Design Environment tool supplied by Cadence, and it has shown to perform correctly. The quaternary circuit for GF((2^2)^2) shows a significant amount of savings in both transistor count and number of connections compared to the one that uses the binary field GF(2^4).

[1]  Pericles S. Theocaris.  Number theory in science and communication , 1986 .

[2]  Z. Zilic.  Galois Field Circuits and Realization of Multiple-Valued Logic Functions , 1993 .

[3]  S.L. Hurst,et al.  Two decades of multiple-valued logic-an invited tutorial , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[4]  Tadahiro Ohmi,et al.  Neuron MOS voltage-mode circuit technology for multiple-valued logic , 1993 .

[5]  Berk Sunar,et al.  Constructing Composite Field Representations for Efficient Conversion , 2003, IEEE Trans. Computers.

[6]  Keith A. Paton,et al.  Measurement of Pneumoconiosis by Computer , 1976, IEEE Transactions on Computers.

[7]  Takashi Morie,et al.  A multinanodot floating-gate MOSFET circuit for spiking neuron models , 2003 .

[8]  Terri S. Fiez,et al.  Analog VLSI : signal and information processing , 1994 .

[9]  Ashok Srivastava,et al.  ALU design using reconfigurable CMOS logic , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[10]  Irving S. Reed,et al.  Galois Switching Functions and Their Applications , 1975, IEEE Transactions on Computers.

[11]  Trieu-Kien Truong,et al.  Systolic Multipliers for Finite Fields GF(2m) , 1984, IEEE Transactions on Computers.

[12]  A. Srivastava,et al.  Quaternary to binary bit conversion CMOS integrated circuit design using multiple-input floating gate MOSFETS , 2003, Integr..

[13]  Iwaro Takahashi.  Switching Functions Constructed by Galois Extension Fields , 1981, Inf. Control..

[14]  D. Michael Miller,et al.  A ternary systolic product-sum circuit for GF(3/sup m/) using neuron MOSFETs , 1996, Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96).

[15]  T. C. Wesselkamper.  Divided Difference Methods for Galois Switching Functions , 1978, IEEE Transactions on Computers.

[16]  Marek A. Perkowski,et al.  Multiple-valued Galois field S/D trees for GFSOP minimization and their complexity , 2001, Proceedings 31st IEEE International Symposium on Multiple-Valued Logic.

[17]  M.R. Schroeder,et al.  Number theory , 1989, IEEE Potentials.