An analytical approach for soft error rate estimation in digital circuits
暂无分享,去创建一个
[1] Edward J. McCluskey,et al. Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.
[2] Ronald L. Rivest,et al. Introduction to Algorithms, Second Edition , 2001 .
[3] Nur A. Touba,et al. Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[4] Y. Yagil,et al. A systematic approach to SER estimation and solutions , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..
[5] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[6] Gary S. Ditlow,et al. Random Pattern Testability , 1984, IEEE Transactions on Computers.
[7] Israel Koren,et al. Techniques for transient fault sensitivity analysis and reduction in VLSI circuits , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.
[8] Joel Emer,et al. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[9] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[10] Don E. Ross,et al. Signal probability calculations using partial functional manipulation , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.