Outline of CMOS Annealing Machine
暂无分享,去创建一个
[1] Sergiy Butenko,et al. On greedy construction heuristics for the MAX-CUT problem , 2007, Int. J. Comput. Sci. Eng..
[2] M. W. Johnson,et al. Quantum annealing with manufactured spins , 2011, Nature.
[3] Hiroyuki Mizuno,et al. Spatial computing architecture using randomness of memory cell stability under voltage control , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).
[4] R. Service. The brain chip. , 2014, Science.
[5] Hiroyuki Mizuno,et al. An Accelerator Chip for Ground-State Searches of the Ising Model with Asynchronous Random Pulse Distribution , 2015, 2015 Third International Symposium on Computing and Networking (CANDAR).
[6] Hiroyuki Mizuno,et al. 24.3 20k-spin Ising chip for combinational optimization problem with CMOS annealing , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[7] Ken-ichi Kawarabayashi,et al. A coherent Ising machine for 2000-node optimization problems , 2016, Science.
[8] Masanao Yamaoka,et al. Computing architecture to perform approximated simulated annealing for Ising models , 2016, 2016 IEEE International Conference on Rebooting Computing (ICRC).
[9] H. Tamura,et al. Accelerator Architecture for Combinatorial Optimization Problems , 2017 .
[10] Hayato Goto,et al. Combinatorial optimization by simulating adiabatic bifurcations in nonlinear Hamiltonian systems , 2019, Science Advances.
[11] Takashi Takemoto,et al. A Cloud-ready Scalable Annealing Processor for Solving Large-scale Combinatorial Optimization Problems , 2019, 2019 Symposium on VLSI Technology.