论文信息 - High-level safety mechanisms for safety-critical application-specific low power devices

High-level safety mechanisms for safety-critical application-specific low power devices

The introduction of high-level sophisticated mechanisms can bridge the gap in the field of safety-critical applications design and the low-power design. Two modified mechanisms that allow event driven operation with respect to safety requirements and on-line testing are presented. An optimized instruction-opcode mapping algorithm for application specific capable processing units is also introduced to assist the above mechanisms. The whole work has been applied to a commercial product and a 40% of power saving has been achieved.

[1] Massoud Pedram,et al. Low power design methodologies , 1996 .

[2] Massoud Pedram,et al. Power minimization in IC design: principles and applications , 1996, TODE.

[3] Sharad Malik,et al. Power analysis and minimization techniques for embedded DSP software , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[4] John E. Bauer,et al. An Advanced Fault Isolation System for Digital Logic , 1975, IEEE Transactions on Computers.

[5] J. von Neumann,et al. Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[6] Alex Orailoglu,et al. Microarchitectural synthesis of ICs with embedded concurrent fault isolation , 1997, Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing.

[7] Sharad Malik,et al. Instruction level power analysis and optimization of software , 1996, J. VLSI Signal Process..

[8] Ramesh Karri,et al. Coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[9] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .