Modeling of Gaussian Network-Based Reconfigurable Network-on-Chip Designs

In network on chips (NoCs) design, reconfiguration of NoC is a very effective option for minimizing power consumption, and Gaussian networks can provide significant advantage over the mesh networks in terms of network diameter, average hop distance and so on. In this paper, based on the special topology structure and the static connection rules within Gaussian networks, we present the reconfiguration representation for Gaussian networks and the nature of reconfigurable Gaussian networks. Furthermore, reconfigurable rules of Gaussian networks are proposed to design the constraints for automatic reconfiguration of NoC.

[1]  Chak-Kuen Wong,et al.  A Combinatorial Problem Related to Multimodule Memory Organizations , 1974, JACM.

[2]  Srinivasan Murali,et al.  A Methodology for Mapping Multiple Use-Cases onto Networks on Chips , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[3]  Qiang Xu,et al.  On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Mohammed Ismail,et al.  A Systematic Design Methodology for Low-Power NoCs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Yubai Li,et al.  Design and simulation of a torus structure and route algorithm for network on chip , 2007, 2007 7th International Conference on ASIC.

[6]  Radu Marculescu,et al.  Application-specific network-on-chip architecture customization via long-range link insertion , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[7]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[8]  S. Costa,et al.  Circulant graphs and spherical codes , 2006, 2006 International Telecommunications Symposium.

[9]  Ramón Beivide,et al.  Modeling Toroidal Networks with the Gaussian Integers , 2008, IEEE Transactions on Computers.

[10]  Bella Bose,et al.  The Topology of Gaussian and Eisenstein-Jacobi Interconnection Networks , 2010, IEEE Transactions on Parallel and Distributed Systems.

[11]  Hoi-Jun Yoo,et al.  Low-power network-on-chip for high-performance SoC design , 2006, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Radu Marculescu,et al.  Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Yu Hen Hu,et al.  A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Hamid Sarbazi-Azad,et al.  Power-aware mapping for reconfigurable NoC architectures , 2007, 2007 25th International Conference on Computer Design.

[15]  Bruce M. Maggs,et al.  On the Bisection Width and Expansion of Butterfly Networks , 1998, Proceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing.

[16]  Nian-Feng Tzeng,et al.  Reconfiguration and experiments on a faulty hypercube , 1995, Proceedings of 9th International Parallel Processing Symposium.

[17]  Jens Sparsø,et al.  Synthesis of topology configurations and deadlock free routing algorithms for ReNoC-based systems-on-chip , 2009, CODES+ISSS '09.

[18]  K. Huber,et al.  Codes Over Gaussian Integers , 1993, Proceedings. IEEE International Symposium on Information Theory.

[19]  Donghui Guo,et al.  Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors , 2014, J. Parallel Distributed Comput..

[20]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[21]  Mohamed A. Abd El-Ghany,et al.  Power efficient Networks on Chip , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[22]  Luigi Carro,et al.  AdNoC case-study for Mpeg4 benchmark: improving performance and saving energy with an adaptive NoC , 2011, SBCCI '11.

[23]  Klaus Huber.  Codes over tori , 1997, IEEE Trans. Inf. Theory.

[24]  Ramón Beivide,et al.  Perfect Codes for Metrics Induced by Circulant Graphs , 2007, IEEE Transactions on Information Theory.

[25]  Srinivasan Murali,et al.  Mapping and configuration methods for multi-use-case networks on chips , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[26]  Ozgur Sinanoglu,et al.  An Inherently Stabilizing Algorithm for Node-To-Node Routing over All Shortest Node-Disjoint Paths in Hypercube Networks , 2010, IEEE Transactions on Computers.

[27]  Radu Marculescu,et al.  System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Jens Sparsø,et al.  ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[29]  Krishnan Srinivasan,et al.  Linear programming based techniques for synthesis of network-on-chip architectures , 2006, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[30]  Igor Pak,et al.  Hamiltonian paths in Cayley graphs , 2009, Discret. Math..

[31]  Dragan Marui.  Hamiltonian circuits in Cayley graphs , 1983 .

[32]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[33]  Yuanyuan Yang,et al.  Efficient All-to-All Broadcast in Gaussian On-Chip Networks , 2013, IEEE Transactions on Computers.

[34]  Enric Musoll.  Mesh-based many-core performance under process variations: a core yield perspective , 2010, CARN.

[35]  Ramón Beivide,et al.  On the perfect t-dominating set problem in circulant graphs and codes over gaussian integers , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[36]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.