Post-Placement Optimization for Thermal-Induced Mechanical Stress Reduction

This paper presents a post-placement technique for through-silicon-via (TSV) induced thermal mechanical stress reduction. Thermal mechanical stress causes several critical failures such as material fracture (interfacial delamination and silicon substrate cracking) and TSV stress migration (SM). The von Mises stress is used as a material fracture metric. An analytical TSV SM model is used, which replaces time-consuming finite-element-method (FEM) based simulation. The von Mises stress criterion and the analytical SM model are combined to form a unified placement optimization problem to alleviate both material fracture and SM problems. Considering the TSV-induced thermal mechanical stress profile strongly depends on TSV placement and thermal profile, iterative optimizations are performed to optimize the placement of TSVs and power-dissipating gates. Results show that compared to an initial reliability-unaware 3D placement, our design achieves 2.44x longer SM mean-time-to-failure (MTTF), 23% reduction in von Mises stress, with only 3% wirelength overhead.

[1]  Sung Kyu Lim,et al.  TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC , 2012, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  David Z. Pan,et al.  A fast simulation framework for full-chip thermo-mechanical stress and reliability analysis of through-silicon-via based 3D ICs , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[3]  Jae-Seok Yang,et al.  Stress-driven 3D-IC placement with TSV keep-out zone and regularity study , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Suk-kyu Ryu,et al.  Thermo-mechanical reliability of 3-D ICs containing through silicon vias , 2009, 2009 59th Electronic Components and Technology Conference.

[5]  Sung Kyu Lim,et al.  TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Sachin S. Sapatnekar,et al.  Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD.

[7]  Sung-Mo Kang,et al.  Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Sachin S. Sapatnekar,et al.  Placement of 3D ICs with Thermal and Interlayer Via Considerations , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[9]  Suk-kyu Ryu,et al.  Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.

[10]  Ankur Srivastava,et al.  Detailed electrical and reliability study of tapered TSVs , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).

[11]  Jiwoo Pak,et al.  Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  Tiantao Lu,et al.  Electrical-Thermal-Reliability Co-Design for TSV-Based 3D-ICs , 2015 .

[13]  Ankur Srivastava,et al.  Electromigration-aware placement for 3D-ICs , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[14]  Ankur Srivastava,et al.  Electromigration-aware Clock Tree Synthesis for TSV-based 3D-ICs , 2015, ACM Great Lakes Symposium on VLSI.

[15]  Jiwoo Pak,et al.  Electromigration Study for Multiscale Power/Ground Vias in TSV-Based 3-D ICs , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Jason Cong,et al.  An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Xi Liu,et al.  Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[18]  Qiang Xu,et al.  On effective and efficient in-field TSV repair for stacked 3D ICs , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[19]  Jian-Qiang Lu,et al.  Modeling Thermal Stresses in 3-D IC Interwafer Interconnects , 2006, IEEE Transactions on Semiconductor Manufacturing.

[20]  Cheng-Kok Koh,et al.  On Improving Recursive Bipartitioning-Based Placement , 2003 .

[21]  Yao-Wen Chang,et al.  TSV-aware analytical placement for 3D IC designs , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[22]  Sheldon X.-D. Tan,et al.  Physics-based electromigration assessment for power grid networks , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[23]  Ankur Srivastava,et al.  Modeling and Layout Optimization for Tapered TSVs , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Suk-kyu Ryu,et al.  Thermal stress induced delamination of through silicon vias in 3-D interconnects , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).