FDSTDL: Low‐power technique for FinFET domino circuits

[1]  Elena I. Vatajelu,et al.  Domino logic designs for high-performance and leakage-tolerant applications , 2013, Integr..

[2]  Kai Liao,et al.  Low power adiabatic logic based on FinFETs , 2013, Science China Information Sciences.

[3]  Anish Muttreja,et al.  CMOS logic design with independent-gate FinFETs , 2007, 2007 25th International Conference on Computer Design.

[4]  Kavita Khare,et al.  Ultra-low power FinFET-based domino circuits , 2017 .

[5]  Ali Peiravi,et al.  Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates , 2012, Integr..

[6]  I-Chyn Wey,et al.  Noise‐tolerant dynamic CMOS circuits design by using true single‐phase clock latching technique , 2015, Int. J. Circuit Theory Appl..

[7]  Ali Peiravi,et al.  Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  T. K. Gupta,et al.  Analysis and design of lector-based dual-Vt domino logic with reduced leakage current , 2017 .

[9]  Eby G. Friedman,et al.  Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .

[10]  Kavita Khare,et al.  Lector with Footed-Diode Inverter: A Technique for Leakage Reduction in Domino Circuits , 2013, Circuits Syst. Signal Process..

[11]  Farshad Moradi,et al.  A high speed and leakage-tolerant domino logic for high fan-in gates , 2005, ACM Great Lakes Symposium on VLSI.

[12]  Na Gong,et al.  Analysis and optimization of leakage current characteristics in sub-65 nm dual Vt footed domino circuits , 2008, Microelectron. J..

[13]  Kavita Khare,et al.  A Novel High-Performance Lekage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology , 2015 .

[14]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Volkan Kursun,et al.  FinFET domino logic with independent gate keepers , 2009, Microelectron. J..

[17]  B. Parvais,et al.  The device architecture dilemma for CMOS technologies: Opportunities & challenges of finFET over planar MOSFET , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.

[18]  T. Sekigawa,et al.  4-terminal FinFETs with high threshold voltage controllability , 2004, Conference Digest [Includes 'Late News Papers' volume] Device Research Conference, 2004. 62nd DRC..

[19]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[20]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[21]  S.M. Sharroush,et al.  Impact of technology scaling on the performance of domino CMOS logic , 2008, 2008 International Conference on Electronic Design.

[22]  V. Kursun,et al.  High speed FinFET domino logic circuits with independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise , 2007, 2007 Internatonal Conference on Microelectronics.

[23]  Hassan Mostafa,et al.  Technology Scaling Roadmap for FinFET-Based FPGA Clusters Under Process Variations , 2018, J. Circuits Syst. Comput..