ASAP-a 2D DFT VLSI processor and architecture

In this paper we examine the use of a recent innovation, called the logarithmic residue number system or LRNS, as an alternative to conventional DSP processors for implementing multiply-accumulate (MAC) operations. ASAP is a custom VLSI multiprocessor chip based on the LRNS. The fabricated ASAP device is capable of achieving MAC bandwidth-area ratios far greater than a conventional processor. The architecture of the ASAP device is discussed in detail as well as its application to the FFT.

[1]  Shekhar Y. Borkar,et al.  iWarp: an integrated solution to high-speed parallel computing , 1988, Proceedings. SUPERCOMPUTING '88.

[2]  F. J. Taylor,et al.  Prime Blocklength Discrete Fourier Transforms Tising the Polynomial Residue Number System , 1990, 1990 Conference Record Twenty-Fourth Asilomar Conference on Signals, Systems and Computers, 1990..

[3]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[4]  Fred J. Taylor.  An RNS discrete Fourier transform implementation , 1990, IEEE Trans. Acoust. Speech Signal Process..

[5]  J. Mellott,et al.  ASAP-a 2D DFT VLSI processor and architecture , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[6]  Richard E. Blahut,et al.  Fast Algorithms for Digital Signal Processing , 1985 .

[7]  I. J. Good,et al.  The Relationship Between Two Fast Fourier Transforms , 1971, IEEE Transactions on Computers.

[8]  Fred J. Taylor,et al.  The design of a fault tolerant GEQRNS processing element for linear systolic array DSP applications , 1994, Proceedings of 4th Great Lakes Symposium on VLSI.

[9]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[10]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[11]  F. J. Taylor,et al.  A reduced-complexity finite field ALU , 1991 .