Fast low-power full-adders based on bridge style minority function and multiplexer for nanoscale

Full-adders are essential parts of digital circuits whereby many arithmetic circuits can be implemented by applying these cells. Therefore speed and power consumption of full-adders affect the performance of digital circuits, FA cell performs a predominant arithmetic operation in them. We utilise carbon nanotube field effect transistors for implementing our proposed designs due to their unique mechanical and electrical properties such as lower delay, lower power consumption, very dense and lower current off. Extensive simulation results using HSpice are reported to demonstrate the acquired significant improvement in performance of FA circuit design in comparison with the state-of-the-art work.

[1]  Yu-Cherng Hung,et al.  A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[2]  Keivan Navi,et al.  Two novel ultra high speed carbon nanotube Full-Adder cells , 2009, IEICE Electron. Express.

[3]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[4]  Keivan Navi,et al.  Efficient Carbon Nanotube Galois Field Circuit Design , 2009, IEICE Electron. Express.

[5]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[6]  Omid Kavehei,et al.  Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell , 2008, J. Comput..

[7]  S. Tans,et al.  Room-temperature transistor based on a single carbon nanotube , 1998, Nature.

[8]  Omid Kavehei,et al.  A novel low-power full-adder cell for low voltage , 2009, Integr..

[9]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  P. McEuen,et al.  Single-walled carbon nanotube electronics , 2002 .

[11]  S. Iijima.  Helical microtubules of graphitic carbon , 1991, Nature.

[12]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[13]  Mostafa Rahimi Azghadi,et al.  Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[14]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[15]  Ali Jalali,et al.  High-speed full adder based on minority function and bridge style for nanoscale , 2011, Integr..

[16]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[17]  Charles M. Lieber,et al.  Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.

[18]  Snorre Aunet,et al.  Six subthreshold full adder cells characterized in 90 nm CMOS technology , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[19]  Zhong Lin Wang,et al.  Carbon nanotube quantum resistors , 1998, Science.

[20]  Mostafa Rahimi Azghadi,et al.  A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter , 2009, Microelectron. J..

[21]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[22]  Keivan Navi,et al.  Two new low-power Full Adders based on majority-not gates , 2009, Microelectron. J..

[23]  P. Avouris,et al.  Carbon Nanotube Inter- and Intramolecular Logic Gates , 2001 .

[24]  S. Wind,et al.  Carbon nanotube electronics , 2003, Digest. International Electron Devices Meeting,.

[25]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[26]  Yong-Bin Kim,et al.  Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection , 2010, IEEE Transactions on Nanotechnology.

[27]  K Navi,et al.  High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder , 2010, Nanoscale research letters.

[28]  Edwin Hsing-Mean Sha,et al.  A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  Omid Kavehei,et al.  A Novel CMOS Full Adder , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).