Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master–Slave Flip-Flops

In this paper we show that, when dealing with transmission-gate-based master-slave (TGMS) flip-flops (FFs), a reconsideration of the classical approach for the delay minimization is worthwhile to improve the performance in high-speed designs. In particular, by splitting such FFs into two sections that are separately optimized and then reconciling the results, the emerging design always outperforms the one resulting from the employment of a classical Logical Effort procedure assuming such FFs as a whole continuous path. Simulations are performed on several well-known TGMS FFs, designed in a 65-nm technology, to validate the correctness of such a procedure and of the underlying assumptions. Significant improvements are found on delay and, remarkably, on energy and area occupation, thus showing that this approach allows to correctly deal with the actual path effort in such circuits and hence to more properly steer the design towards the achievement of energy efficiency in the high-speed region.

[1]  Vladimir Stojanovic,et al.  Digital System Clocking: High-Performance and Low-Power Aspects , 2003 .

[2]  V.G. Oklobdzija,et al.  The Effect of the System Specification on the Optimal Selection of Clocked Storage Elements , 2007, IEEE Journal of Solid-State Circuits.

[3]  Vojin G. Oklobdzija,et al.  Clocked Storage Elements in Digital Systems , 2006 .

[4]  Massimo Alioto,et al.  Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I—Methodology and Design Strategies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Ran Ginosar,et al.  Unified Logical Effort—A Method for Delay Evaluation and Minimization in Logic Paths With $RC$ Interconnect , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  B. Bloechel,et al.  A 110GOPS/W 16b multiplier and reconfigurable PLA loop in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  Massimo Alioto,et al.  Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Vojin G. Oklobdzija.  Clocking and clocked storage elements in a multi-gigahertz environment , 2003, IBM J. Res. Dev..

[9]  K. E. Kuijk,et al.  Clocked CMOS Calculator Circuitry , 1973 .

[10]  Robert W. Brodersen,et al.  Analysis and design of low-energy flip-flops , 2001, ISLPED '01.

[11]  Gaetano Palumbo,et al.  Design guidelines for high-speed Transmission-gate latches: Analysis and comparison , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[12]  Manoj Sachdev,et al.  Low power, testable dual edge triggered flip-flops , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[13]  Massimo Alioto,et al.  General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Massimo Alioto,et al.  Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II—Results and Figures of Merit , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Uming Ko,et al.  High-performance energy-efficient D-flip-flop circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[17]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.