High throughput, High SNR digital delta sigma modulator for fractional-N frequency synthesizer

In this paper, a high throughput, reduced hardware digital delta sigma modulator (DDSM) for fractional frequency synthesizer is presented. To increase the throughput of DDSM, a special bus splitting scheme is applied which consists of a first order error feedback modulator in prior stage and a third order delta sigma modulator using concentrator in subsequent stage. The concentrator reduces the bits number of the modulator output to 1. The single bit output used in the last stage of proposed structure makes it useful as dual modulus divider (DMD) controller in fractional frequency synthesizer. The proposed structure is implemented on Xilinx Virtex 5 FPGA and yields 104 dB SNR while the required hardware is reduced compared to the previous works.

[1]  Tad A. Kwasniewski,et al.  Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[3]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[4]  Michael Peter Kennedy,et al.  Hardware Reduction in Digital Delta-Sigma Modulators Via Bus-Splitting and Error Masking—Part I: Constant Input , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Michael Peter Kennedy,et al.  Minimizing Spurious Tones in Digital Delta-Sigma Modulators , 2011 .

[6]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[7]  Chia-Yu Yao,et al.  Hardware Simplification to the Delta Path in a MASH 111 Delta–Sigma Modulator , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  M. A. Copeland,et al.  Design and realization of a digital ??? modulator for fractional-n frequency synthesis , 1999 .

[9]  Michael Peter Kennedy,et al.  A high-throughput spur-free hybrid nested bus-splitting/HK-MASH digital delta-sigma modulator , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).

[10]  Zhipeng Ye,et al.  Hardware Reduction in Digital Delta–Sigma Modulators Via Error Masking—Part II: SQ-DDSM , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  M. A. Copeland,et al.  Design and realization of a digital /spl Delta//spl Sigma/ modulator for fractional-n frequency synthesis , 1999 .

[12]  R. Dehghani,et al.  A new high SNR Sigma-Delta Modulator for fractional-N frequency synthesizers , 2009, 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.

[13]  Ali Afzali-Kusha,et al.  Reduced complexity 1-bit high-order digital delta-sigma modulator for low-voltage fractional-N frequency synthesis applications , 2005 .

[14]  D. A. Rich,et al.  A minimal multibit digital noise shaping architecture , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.