Low power, high speed error tolerant multiplier using approximate adders
暂无分享,去创建一个
[1] Zhi-Wei Chen,et al. Low-power multiplier design with row and column bypassing , 2009, 2009 IEEE International SOC Conference (SOCC).
[2] Naresh R. Shanbhag,et al. Error-Resilient Motion Estimation Architecture , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Yi-Ming Yang,et al. High-Performance Low-Power Carry Speculative Addition With Variable Latency , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Kwen-Siong Chong,et al. A Low-Voltage Micropower Asynchronous Multiplier With Shift–Add Multiplication Approach , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Sandeep Gupta,et al. A Theory of Error-Rate Testing , 2006, 2006 International Conference on Computer Design.
[6] Koji Inoue,et al. Multiplier energy reduction through bypassing of partial products , 2002, Asia-Pacific Conference on Circuits and Systems.
[7] Kaushik Roy,et al. Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] B. M. Gordon,et al. Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.
[9] Yong Zhang,et al. An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Naresh R. Shanbhag,et al. Soft digital signal processing , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[11] Kaushik Roy,et al. System level DSP synthesis using voltage overscaling, unequal error protection & adaptive quality tuning , 2009, 2009 IEEE Workshop on Signal Processing Systems.
[12] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[13] Zhi-Hui Kong,et al. Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Chiu-Sing Choy,et al. Asynchronous cross-pipelined multiplier , 2001 .
[15] Oscal T.-C. Chen,et al. Minimization of switching activities of partial products for designing low-power multipliers , 2003, IEEE Trans. Very Large Scale Integr. Syst..