A 77-GHz mixed-mode FMCW signal generator based on bang-bang phase detector

A 77-GHz mixed-mode frequency-modulated continuous-wave (FMCW) signal generator is proposed based on the bang-bang phase detector (BBPD). Instead of employing a linear digital-to-time converter (DTC), a 1-bit 3rd-order singleloop ΔΣ modulator (SLDSM3) and a hybrid finite-impulse response (FIR) filter are utilized to suppress the quantization noise induced by the BBPD. Two-stage infinite-impulse response (IIR) filters are inserted into the digital loop filter (DLF) to reduce the instant variation at output, smoothing the chirp waveform during its generation. To improve the linearity around the turning-around points (TAPs) of the chirp, a type-III slope estimator with switchable polarity is employed. The prototype is implemented in 65-nm CMOS technology, with the total power consumption of 43.1 mW. Measurement results show a 77-GHz carrier with −81.7-dBc/Hz phase noise at 1-MHz offset, as well as a generated triangle chirp that features 1-ms repetition period, 1.827-GHz bandwidth and 336-kHz root-mean-square (RMS) frequency error.

[1]  Hiroki Sakurai,et al.  A 1.5GHz-modulation-range 10ms-modulation-period 180kHzrms-frequency-error 26MHz-reference mixed-mode FMCW synthesizer for mm-wave radar application , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Jaeha Kim,et al.  13.1 A 940MHz-bandwidth 28.8µs-period 8.9GHz chirp frequency synthesizer PLL in 65nm CMOS for X-band FMCW radar applications , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Robert B. Staszewski,et al.  A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[4]  Zhihua Wang,et al.  A spread-spectrum clock generator with FIR-embedded binary phase detection and 1-bit high-order ΔΣ modulation , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[5]  Dmytro Cherniak,et al.  digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture , 2013, IEEE Journal of Solid-State Circuits.

[6]  Salvatore Levantino,et al.  Noise Analysis and Minimization in Bang-Bang Digital PLLs , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Zhihua Wang,et al.  A 77 GHz Frequency Doubling Two-Path Phased-Array FMCW Transceiver for Automotive Radar , 2016, IEEE Journal of Solid-State Circuits.

[8]  Jeong-Geun Kim,et al.  76–81-GHz CMOS Transmitter With a Phase-Locked-Loop-Based Multichirp Modulator for Automotive Radar , 2015, IEEE Transactions on Microwave Theory and Techniques.