A 75 nm 7 Gb/s/pin 1 Gb GDDR5 Graphics Memory Device With Bandwidth Improvement Techniques
暂无分享,去创建一个
Peter Gregorius | Michael Richter | Rex Kho | David Boursin | Martin Brox | Heinz Hoenigschmid | Bianka Kho | Sabine Kieser | Daniel Kehrer | Maksim Kuzmenka | Udo Moeller | Pavel Veselinov Petkov | Manfred Plan | Ian Russell | Kai Schiller | Ronny Schneider | Kartik Swaminathan | Bradley Weber | Julien Weber | Ingo Bormann | Fabien Funfrock | Mario Gjukic | Wolfgang Spirkl | Holger Steffens | Jörg Weller | Thomas Hein
[1] Mike Li,et al. Transfer functions for the reference clock jitter in a serial link: theory and applications , 2004 .
[2] Brian Johnson,et al. Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Jae-Hyung Lee,et al. A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] Young-Jung Choi,et al. A 1.5-V 3.2 Gb/s/pin Graphic DDR4 SDRAM With Dual-Clock System, Four-Phase Input Strobing, and Low-Jitter Fully Analog DLL , 2007, IEEE Journal of Solid-State Circuits.
[5] Peter Gregorius,et al. Cascading Techniques for a High-Speed Memory Interface , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] A. Hajimiri,et al. Data-dependent jitter in serial communications , 2005, IEEE Transactions on Microwave Theory and Techniques.
[7] Woo-Jin Lee,et al. An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion , 2008, IEEE Journal of Solid-State Circuits.
[8] Young-Hyun Jun,et al. An 80nm 4Gb/s/pin 32b 512Mb GDDR4 Graphics DRAM with Low-Power and Low-Noise Data-Bus Inversion , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[9] Karthik Gopalakrishnan,et al. Single-ended transceiver design techniques for 5.33Gb/s graphics applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[10] Mark Horowitz,et al. A 700-Mb/s/pin CMOS signaling interface using current integrating receivers , 1997 .
[11] Won Namgoong,et al. Multilevel differential encoding with precentering for high-speed parallel link transceiver , 2005, IEEE Journal of Solid-State Circuits.