A Combined Clustering and Neural Network Approach for Analog Multiple Hard Fault Classification

A new neural network-based fault classification strategy for hard multiple faults in analog circuits is proposed. The magnitude of the harmonics of the Fourier components of the circuit response at different test nodes due to a sinusoidal input signal are first measured or simulated. A selection criterion for determining the best components that describe the circuit behaviour under fault-free (nominal) and fault situations is presented. An algorithm that estimates the overlap between different faults in the measurement space is also introduced. The learning vector quantization neural network is then effectively trained to classify circuit faults. Performance measures reveal very high classification accuracy in both training and testing stages. Two different examples, which demonstrate the proposed strategy, are described.

[1]  Mohamed A. El-Gamal,et al.  A knowledge-based approach for fault detection and isolation in analog circuits , 1997, Proceedings of International Conference on Neural Networks (ICNN'97).

[2]  G. Stenbakken,et al.  Developing linear error models for analog devices , 1993, 1993 IEEE Instrumentation and Measurement Technology Conference.

[3]  Alessandro Giua,et al.  Qualitative dynamic diagnosis of circuits , 1993, Artif. Intell. Eng. Des. Anal. Manuf..

[4]  Hany L. Abdel-Malek,et al.  A new approach for the selection of test points for fault diagnosis , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[5]  Teuvo Kohonen,et al.  The self-organizing map , 1990 .

[6]  Benjamin R. Epstein,et al.  Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  G. Rutkowski A neural network approach to fault location in nonlinear dc circuits , 1992 .

[8]  Mohamed El-Gamal Fault location and parameter identification in analog circuits , 1990 .

[9]  C. R. Parten,et al.  Fault diagnosis and neural networks , 1991, Conference Proceedings 1991 IEEE International Conference on Systems, Man, and Cybernetics.

[10]  William M. Spears,et al.  An Artificial Intelligence Approach to Analog Systems Diagnosis , 1991 .

[11]  V. C. Prasad,et al.  On minimal set of test nodes for fault dictionary of analog circuit fault diagnosis , 1995, J. Electron. Test..

[12]  V. C. Prasad,et al.  Boolean method for selection of minimal set of test nodes for analogue fault dictionary , 1993 .

[13]  J.A. Starzyk,et al.  Artificial neural network for testing analog circuits , 1990, IEEE International Symposium on Circuits and Systems.

[14]  Alessandro Giua,et al.  Neural networks for multiple fault diagnosis in analog circuits , 1993, Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[15]  Alkis A. Hatzopoulos,et al.  Supply current testing in linear bipolar ICs , 1994 .

[16]  Peter L. Lee,et al.  An integrated neural network/expert system approach for fault diagnosis , 1993 .

[17]  J.W. Bandler,et al.  Fault diagnosis of analog circuits , 1985, Proceedings of the IEEE.

[18]  Philippe Dague,et al.  When Oscillators Stop Oscillating , 1991, IJCAI.

[19]  A. Wu,et al.  Fast diagnosis of integrated circuit faults using feedforward neural networks , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[20]  B. W. Jervis,et al.  Diagnosis of multifaults in analogue circuits using multilayer perceptrons , 1997 .

[21]  I. M. Bell,et al.  Neural network approach to fault diagnosis in CMOS opamps with gate oxide short faults , 1994 .