Linear Chains in FSMs

The Chapter is devoted to the using linear chains in FSMs. The counter-based microprogram control units are discussed, as well as known PLA-based structures of Moore FSMs. Then there are discussed methods of optimal state assignment and transformation of state codes into codes of classes of pseudoequivalent states (PES). Next there are introduced different linear chains of states (LCS) such as unitary, elementary, normal and extended LCSs. The structural diagrams are proposed for LCS-based Moore FSMs. The proposed procedures are discussed for constructing different linear chains of states.

[1]  Alexander Barkalov,et al.  Logic Synthesis for Compositional Microprogram Control Units , 2008, Lecture Notes in Electrical Engineering.

[2]  Dariusz Kania,et al.  Synthesis of finite state machines for CPLDs , 2009, Int. J. Appl. Math. Comput. Sci..

[3]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[4]  Sunil Kr Singh.  Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA , 2012 .

[5]  B. Eschermann,et al.  PLA based finite state machines using Johnson counters as state memories , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[6]  Alexander Barkalov,et al.  Logic Synthesis for FSM-Based Control Units , 2009, Lecture Notes in Electrical Engineering.

[7]  Valery Sklyarov.  Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs , 2000, FPL.

[8]  Yaohan Chu,et al.  Computer organization and microprogramming , 1972 .

[9]  Samir S. Husson,et al.  Microprogramming: principles and practices , 1971, SIGM.

[10]  Edward J. McCluskey,et al.  Logic design principles - with emphasis on testable semicustom circuits , 1986, Prentice Hall series in computer engineering.

[11]  Utz G. Baitinger,et al.  Optimal state chains and state codes in finite state machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Asahi Takaoka,et al.  On Two Problems of Nano-PLA Design , 2011, IEICE Trans. Inf. Syst..

[13]  Clive Maxfield,et al.  The Design Warrior's Guide to FPGAs: Devices, Tools and Flows , 2004 .

[14]  Osnat Keren,et al.  Designing fault tolerant FSM by nano-PLA , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[15]  A. Civit-Balcells,et al.  ROM-Based Finite State Machine Implementation in Low Cost FPGAs , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[16]  André DeHon,et al.  Nanowire-based programmable architectures , 2005, JETC.

[17]  Michael J. Wilson,et al.  Nanowire-based sublithographic programmable logic arrays , 2004, FPGA '04.

[18]  Russell Tessier,et al.  Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Steve Golson.  One-hot state machine design for FPGAs , 1993 .

[20]  Ian Grout,et al.  Digital Systems Design with FPGAs and CPLDs , 2008 .

[21]  Christos A. Papachristou.  A PLA microcontroller using horizontal firmware , 1984 .

[22]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[23]  Christos A. Papachristou.  Hardware microcontrol schemes using PLAs , 1981, MICRO 14.