Scalability study on a capacitorless 1T-DRAM: from single-gate PD-SOI to double-gate FinDRAM

This paper describes both operation principle and scalability of a capacitor-less 1T-DRAM, and proposes a new concept about extending the use of 1T-DRAM to gate lengths of less than 50 nm. Superior characteristics such as long retention time and large sense margin even for gate lengths around 50 nm can be obtained with a double-gate fully depleted FinFET DRAM. Considering capacity, speed, power, and structural complexity of embedded memory, the capacitor-less 1T-DRAM has the possibility of playing the leading part among other memories.

[1]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell design for high density applications , 2002, Digest. International Electron Devices Meeting,.

[2]  H. Yamauchi,et al.  Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross-section Si-Fin channel , 2003, IEEE International Electron Devices Meeting 2003.

[3]  M. Pastre,et al.  Capacitor-less 1-transistor DRAM , 2002, 2002 IEEE International SOI Conference.

[4]  Chenming Hu,et al.  A capacitorless DRAM cell on SOI substrate , 1993, Proceedings of IEEE International Electron Devices Meeting.

[5]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[7]  Hiroaki Yamada,et al.  FBC (Floating Body Cell) for embedded DRAM on SOI , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[8]  C. Claeys,et al.  The multistable charge-controlled memory effect in SOI MOS transistors at low temperatures , 1990 .

[9]  T. Tanaka,et al.  A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory , 2003, IEEE International Electron Devices Meeting 2003.

[10]  Akihiro Nitayama,et al.  Highly scalable FBC (Floating Body Cell) with 25nm BOX structure for embedded DRAM applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..