Static Crosstalk Noise Analysis with Transition Map

As the feature size scales into the nanometer era, crosstalk noise begins to exert a more significant adverse influence on circuit and need to be estimated efficiently in the design process. This paper proposes a novel static crosstalk noise analysis method to quickly and accurately calculate the propagation and combination of glitch noise in circuit. The key of this approach, namely transition map, is a bitmap structure which records the possible arrival times of a line. Based on it, this approach can cope with multiple coupling effects using the timing information of circuit. The analytical results for seven largest ISCAS89 benchmark circuits show that the proposed technique is highly effective in reducing the number of reported false noise violations.

[1]  Chandra Tirumurti,et al.  On modeling crosstalk faults , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  L. Scheffer What is the appropriate model for crosstalk control? , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[3]  Kurt Keutzer,et al.  Refining switching window by time slots for crosstalk noise calculation , 2002, ICCAD 2002.

[4]  David Blaauw,et al.  ClariNet: a noise analysis tool for deep submicron design , 2000, Proceedings 37th Design Automation Conference.

[5]  G. Clark,et al.  Reference , 2008 .

[6]  Rajendran Panda,et al.  Noise propagation and failure criteria for VLSI designs , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[7]  Xiaowei Li,et al.  Test Generation for Crosstalk Glitches Considering Multiple Coupling Effects , 2007, 16th Asian Test Symposium (ATS 2007).

[8]  Kaushik Roy,et al.  Test challenges for deep sub-micron technologies , 2000, Proceedings - Design Automation Conference.

[9]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Ken Tseng,et al.  Static noise analysis with noise windows , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  D. Blaauw,et al.  Noise propagation and failure criteria for VLSI designs , 2002, ICCAD 2002.

[12]  C. Metra,et al.  A model for transient fault propagation in combinatorial logic , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..