An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction

An integrated adaptive-output switching converter is presented. This converter adopts one-cycle control for fast line response and dual error correction loops for tight load regulation. A dc level shifting technique is proposed to eliminate the use of negative supply and reference voltages in the controller and make the design compatible with standard digital CMOS process. The design accommodates both continuous and discontinuous conduction operations. To further enhance the efficiency, dynamic loss control on the power transistors is proposed to minimize the sum of switching and conduction losses. The design can be extended to other dc-dc and ac-dc conversions. The prototype of the buck converter was fabricated with a standard 0.5-/spl mu/m digital CMOS process. Experimental results show that the converter is well regulated over an output range of 0.9-2.5 V, with a supply voltage of 3.3 V. The tracking speeds are 12.25 /spl mu/s/V for a 1.6-V step-up output change and 13.75 /spl mu/s/V for a 1.6-V step-down output change, respectively, which are much faster than existing counterparts. Maximum efficiency of 93.7% is achieved and high efficiency above 75% is retained over an output power ranging from 10 to 450 mW.

[1]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme with 95%-efficiency DC-DC converter for MPEG-4 codec , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Dragan Maksimovic,et al.  Low-power digital filtering using multiple voltage distribution and adaptive voltage scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[3]  Slobodan Cuk,et al.  A general unified approach to modelling switching DC-tO-DC converters in discontinuous conduction mode , 1977, 1977 IEEE Power Electronics Specialists Conference.

[4]  Peter M. Asbeck,et al.  High-efficiency power amplifier using dynamic power-supply voltage for CDMA applications , 1999 .

[5]  Pallab Midya,et al.  Sensorless current mode control-an observer-based technique for DC-DC converters , 1997 .

[6]  Teresa H. Meng,et al.  A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator , 1997 .

[7]  Jaeha Kim,et al.  An efficient digital sliding controller for adaptive power supply regulation , 2001, VLSIC 2001.

[8]  Chi-Ying Tsui,et al.  A pseudo-CCM/DCM SIMO switching converter with freewheel switching , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Wing-Hung Ki,et al.  Signal flow graph in loop gain analysis of DC-DC PWM CCM switching converters , 1998 .

[10]  Anantha Chandrakasan,et al.  Embedded power supply for low-power DSP , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Gu-Yeon Wei,et al.  A fully digital, energy-efficient, adaptive power-supply regulator , 1999 .

[12]  Kunihiro Asada,et al.  A system level memory power optimization technique using multiple supply and threshold voltages , 2001, ASP-DAC '01.

[13]  Kaushik Roy,et al.  Scheduling and optimal voltage selection for low power multi-voltage DSP datapaths , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[14]  T. Fuse,et al.  A 0.5 V power-supply scheme for low power LSIs using multi-Vt SOI CMOS technology , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[15]  Wing-Hung Ki,et al.  Analysis of subharmonic oscillation of fixed-frequency current-programming switch mode power converters , 1998 .

[16]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[17]  Jui-Ming Chang,et al.  Energy Minimization Using Multiple Supply Voltages , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Chi-Ying Tsui,et al.  A 1.8 V single-inductor dual-output switching converter for power reduction techniques , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[19]  Eric A. Vittoz,et al.  Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[20]  M.A. Horowitz,et al.  A variable-frequency parallel I/O interface with adaptive power-supply regulation , 2000, IEEE Journal of Solid-State Circuits.

[21]  K.M. Smedley,et al.  One-cycle control of switching converters , 1991, PESC '91 Record 22nd Annual IEEE Power Electronics Specialists Conference.

[22]  Anantha P. Chandrakasan,et al.  An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter , 1998 .

[23]  Kimiyoshi Usami,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1998 .

[24]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[25]  Chi-Ying Tsui,et al.  A fast response adaptive DC–DC switching converter using on–chip dual–loop one–cycle control , 2002 .

[26]  Chi-Ying Tsui,et al.  Single-inductor multiple-output switching converters with time-multiplexing control in discontinuous conduction mode , 2003, IEEE J. Solid State Circuits.

[27]  K. Smedley,et al.  Dynamics of one-cycle controlled Cuk converters , 1995 .

[28]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[29]  P. Asbeck,et al.  Microwave power amplifiers with digitally-controlled power supply voltage for high efficiency and high linearity , 2000, 2000 IEEE MTT-S International Microwave Symposium Digest (Cat. No.00CH37017).