Modeling of IC power supply and I/O ports from measurements

This paper addresses the generation of behavioral models of digital ICs for signal and power integrity simulations. The proposed models are obtained by external port measurements and by the combined application of specialized state-of-the-art modeling techniques. The proposed approach is demonstrated on the I/O buffers and the core power supply ports of a commercial 90nm flash memory.

[1]  Flavio Canavero,et al.  Mpilog, Macromodeling via Parametric Identification of Logic Gates , 2003 .

[2]  Flavio G. Canavero,et al.  Behavioral Models of IC Output Buffers From on-the-Fly Measurements , 2008, IEEE Transactions on Instrumentation and Measurement.

[3]  Junwu Tao,et al.  Modeling the Electromagnetic Emission of a Microcontroller Using a Single Model , 2008, IEEE Transactions on Electromagnetic Compatibility.

[4]  J.C. Pedro,et al.  Characterization and modeling of the power delivery networks of memory chips , 2009, 2009 IEEE Workshop on Signal Propagation on Interconnects.

[5]  I.S. Stievano,et al.  M/spl pi/log, macromodeling via parametric identification of logic gates , 2004, IEEE Transactions on Advanced Packaging.