Behavioral model of folded and interpolated ADCs for test evaluation - Case study: Structural DfT method

This paper presents a behavioral model for folded and interpolated analog-to-digital converters that takes into account non-idealities in the converter blocks. ADC performances are extracted by a Matlab/Simulink simulation to analyze how faults, considered as variations in the different parameters used for the description of each building block, affect the overall and local behaviors. This model also permits the evaluation of different test approaches (in an individual or comparative way). In this work we have developed a case study in which a structural Design-for-Test method has been preliminarily evaluated with good results. This methodology consists in sampling several internal points of the converter at the same time, so that, by computing relative variations among them, the presence of a defect can be detected.

[1]  Salvador Bracho,et al.  Design-for-Test method for high-speed ADCs: Behavioral description and optimization , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[2]  Ángel Rodríguez-Vázquez,et al.  High-level synthesis of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[4]  E. W. Williams,et al.  Integrated converters : D to A and D architectures, analysis and simulation , 2001 .

[5]  K. Suyama,et al.  Analysis of non-idealities in folding and interpolating ADCs using a behavioral model approach , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  Y. Deval,et al.  Top-down design methodology of a multi-bit continuous-time delta–sigma modulator , 2009 .

[7]  Seung-Chul Lee,et al.  Digital Calibration of Capacitor Mismatch in Sigma-Delta Modulators , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Robert G. Meyer,et al.  Analysis and Design of Integrated Circuits , 1967 .

[9]  F. Maloberti,et al.  Behavioral model of pipeline ADC by using SIMULINK(R) , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[10]  Francisco V. Fernández,et al.  High-Level Synthesis of Switched-Capacitor , Switched-Current and Continuous-Time Modulators Using SIMULINK-Based Time-Domain Behavioral Models , 2005 .

[11]  Bram Nauta,et al.  A 70 MSample/s 110 mW 8 b CMOS folding interpolating A/D Converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[12]  Peter Baltus,et al.  An 8-bit 100-MHz full-Nyquist analog-to-digital converter , 1988 .

[13]  Francesco Centurelli,et al.  Behavioral Modeling for Calibration of Pipeline Analog-To-Digital Converters , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  K. Bult,et al.  An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 , 1997, IEEE J. Solid State Circuits.

[15]  Sang-Hyun Cho,et al.  A time-interleaved flash-SAR architecture for high speed A/D conversion , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[16]  Ardie G. W. Venes,et al.  An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing , 1996 .

[17]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[18]  Hui Pan,et al.  Spatial filtering in flash A/D converters , 2003 .

[19]  David B. Chester,et al.  Simulink modeling of analog to digital converters for post conversion correction development and evaluation , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[20]  Asad A. Abidi,et al.  Signal folding in A/D converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Mohammed Ismail,et al.  Behavioral Modeling of a Programmable UWB/Bluetooth ADC , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[22]  Bruce A. Wooley,et al.  Analysis and simulation of distortion in folding and interpolating A/D converters , 2002 .

[23]  S. Stroh,et al.  Wideband: multimedia unplugged , 2003 .

[24]  Ángel Rodríguez-Vázquez,et al.  Behavioral modeling of pipeline ADC building blocks , 2012, Int. J. Circuit Theory Appl..

[25]  Eric A. Vittoz,et al.  Charge injection in analog MOS switches , 1987 .

[26]  José L. Huertas.  Test and Design-for-Testability in Mixed-Signal Integrated Circuits , 2004 .

[27]  Ieee Std,et al.  IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters , 2011 .

[28]  Chih-Yuan Chen,et al.  Automated synthesis of discrete-time sigma-delta modulators from system architecture to circuit netlist , 2011, Microelectron. J..

[29]  Veikko Loukusa.  Behavioral test generation modeling approach for mixed-signal IC verification , 2003, Microelectron. J..

[30]  Peter Mather,et al.  Using a sigma–delta modulator as a test vehicle for embedded mixed-signal test , 2000 .

[31]  P. Terreni,et al.  Efficient Calibration through Statistical Behavioral Modeling of a High-Speed Low-Power ADC , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.