Memory Network : Enabling Technology for Scalable Near-Data Computing

[1]  John Kim,et al.  Multi-GPU System Design with Memory Networks , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.

[2]  J. P. Grossman,et al.  Unifying on-chip and inter-node switching within the Anton 2 network , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[3]  Mike Ignatowski,et al.  Proposing an Abstracted Interface and Protocol for Computer Systems. , 2014 .

[4]  Jung Ho Ahn,et al.  Network within a network approach to create a scalable high-radix router microarchitecture , 2012, IEEE International Symposium on High-Performance Comp Architecture.

[5]  Thomas F. Wenisch,et al.  Disaggregated memory for expansion and sharing in blade servers , 2009, ISCA '09.

[6]  W. Dally,et al.  Cost-efficient dragonfly topology for large-scale systems , 2009, 2009 Conference on Optical Fiber Communication - incudes post deadline papers.

[7]  William J. Dally,et al.  Flattened butterfly: a cost-efficient topology for high-radix networks , 2007, ISCA '07.

[8]  Chun Chen,et al.  The architecture of the DIVA processing-in-memory chip , 2002, ICS '02.

[9]  Paul Rosenfeld,et al.  Performance Exploration of the Hybrid Memory Cube , 2014 .

[10]  Jaeha Kim,et al.  Memory-centric system interconnect design with Hybrid Memory Cubes , 2013, Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques.

[11]  Rajeev Balasubramonian,et al.  Data Placement for Efficient Main Memory Access , 2013 .

[12]  W. Dally,et al.  Design tradeoffs for tiled CMP on-chip networks , 2006 .