论文信息 - High-performance implementation of an HMAC processor based on SHA-3 Hash function

High-performance implementation of an HMAC processor based on SHA-3 Hash function

The Keyed-Hash Message Authentication Codes(HMAC) is a useful mechanism for message authentication. In this paper, a high-performance HMAC/SHA-3 processor which can generate HMAC message digest and hash message digest is presented. Not only the standard length (224,256,384,512) of the message digest can be generated, but also a length of 64-bit message digest. Due to the application of new generation Hash function, the performance, in term of area and throughput, achieve a greatly improvement.

Xiangmin Zhang | Liji Wu | Junhui Li

[1] Catherine Gebotys,et al. FPGA Implementation of an HMAC Processor based on the SHA-2 Family of Hash Functions , 2011 .

[2] Christian Rossow,et al. - vatiCAN - Vetted, Authenticated CAN Bus , 2016, CHES.

[3] Joachim Strömbergson – InformAsic. Implementation of the Keccak Hash Function in FPGA Devices , 2008 .