High-Level Energy Estimation in the Sub-V$_{{\rm T}}$ Domain: Simulation and Measurement of a Cardiac Event Detector

This paper presents a flow that is suitable to estimate energy dissipation of digital standard-cell based designs which are determined to operate in the subthreshold regime. The flow is applicable on gate-level netlists, where back-annotated toggle information is used to find the minimum energy operation point, corresponding maximum clock frequency, as well as the dissipated energy per clock cycle. The application of the model is demonstrated by exploring the energy efficiency of pipelining, retiming, and register balancing. Simulation results, which are obtained during a fraction of SPICE simulation time, are validated by measurements on a wavelet-based cardiac event detector that was fabricated in 65-nm low-leakage high-threshold technology. The mean of the absolute modeling error is calculated as 5.2%, with a standard deviation of 6.6% over the measurement points. The cardiac event detector dissipates 0.88 pJ/sample at a supply voltage of 320 mV.

[1]  Yong Lian,et al.  A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip , 2009, IEEE Journal of Solid-State Circuits.

[2]  B. Nowak Taking advantage of sophisticated pacemaker diagnostics. , 1999, The American journal of cardiology.

[3]  A. Auricchio,et al.  Clinical relevance of stored electrograms for implantable cardioverter-defibrillator (ICD) troubleshooting and understanding of mechanisms for ventricular tachyarrhythmias. , 1996, The American journal of cardiology.

[4]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[5]  David Blaauw,et al.  Theoretical and practical limits of dynamic voltage scaling , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[7]  A. Wang,et al.  Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.

[8]  Omer Can Akgun Energy efficiency enhancement of sub-threshold digital CMOS , 2009 .

[9]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[10]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[11]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[12]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[13]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[14]  Leif Sörnmo,et al.  Wavelet-based event detection in implantable cardiac rhythm management devices , 2006, IEEE Transactions on Biomedical Engineering.

[15]  W. Serdijn,et al.  The Evolution of Pacemakers: An Electronics Perspective , 2009 .

[16]  Christian Piguet,et al.  Low-Power Electronics Design , 2004 .

[17]  Arnold Robbins Effective AWK Programming , 1997 .

[18]  Thomas Olsson,et al.  Digital implementation of a wavelet-based event detector for cardiac pacemakers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Yusuf Leblebici,et al.  Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime , 2008, J. Low Power Electron..

[20]  John P. Hayes,et al.  Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering , 1999, IEEE Des. Test Comput..

[21]  Gaston H. Gonnet,et al.  On the LambertW function , 1996, Adv. Comput. Math..

[22]  Joachim Neves Rodrigues,et al.  A < 1 pJ sub-VT cardiac event detector in 65 nm LL-HVT CMOS , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.

[23]  Wouter A. Serdijn,et al.  Ultra Low-Power Biomedical Signal Processing , 2009 .

[24]  Omer Can Akgun,et al.  Minimum-Energy SubThreshold Self-Timed Circuits : Design Methodology and a Case Study , 2010 .