CoScale: Coordinating CPU and Memory System DVFS in Server Systems
暂无分享,去创建一个
Thomas F. Wenisch | Ricardo Bianchini | Abhishek Bhattacharjee | Qingyuan Deng | David Meisner | Qingyuan Deng | David Meisner | T. Wenisch | R. Bianchini | A. Bhattacharjee
[1] Diana Marculescu,et al. Analysis of dynamic voltage/frequency scaling in chip-multiprocessors , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).
[2] Thomas F. Wenisch,et al. Power management of online data-intensive services , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).
[3] Zhao Zhang,et al. Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices , 2009, ISCA '09.
[4] Carla Schlatter Ellis,et al. Memory controller policies for DRAM power management , 2001, ISLPED '01.
[5] Ricardo Bianchini,et al. Limiting the power consumption of main memory , 2007, ISCA '07.
[6] Chulwoo Kim,et al. A 1.6 V 1.4 Gbp/s/pin Consumer DRAM With Self-Dynamic Voltage Scaling Technique in 44 nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.
[7] Margaret Martonosi,et al. Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data , 2003, MICRO.
[8] Alvin R. Lebeck,et al. Power aware page allocation , 2000, SIGP.
[9] Frank Bellosa,et al. The benefits of event: driven energy accounting in power-sensitive systems , 2000, ACM SIGOPS European Workshop.
[10] Chris Fallin,et al. Memory power management via dynamic voltage/frequency scaling , 2011, ICAC '11.
[11] Luiz André Barroso,et al. The Case for Energy-Proportional Computing , 2007, Computer.
[12] Karthick Rajamani,et al. Energy Management for Commercial Servers , 2003, Computer.
[13] Luiz André Barroso,et al. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines , 2009, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines.
[14] Carla Schlatter Ellis,et al. The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling , 2003, PACS.
[15] Engin Ipek,et al. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[16] Jung Ho Ahn,et al. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[17] Vanish Talwar,et al. No "power" struggles: coordinated multi-level power management for the data center , 2008, ASPLOS.
[18] Mahmut T. Kandemir,et al. Hardware and Software Techniques for Controlling DRAM Power Modes , 2001, IEEE Trans. Computers.
[19] Xue Li,et al. Coordinating processor and main memory for efficientserver power control , 2011, ICS '11.
[20] Karthick Rajamani,et al. A performance-conserving approach for reducing peak power consumption in server systems , 2005, ICS '05.
[21] Xiaodong Li,et al. Cross-component energy management: Joint adaptation of processor and memory , 2007, TACO.
[22] Luiz André Barroso,et al. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second Edition , 2013, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second Edition.
[23] Yuanyuan Zhou,et al. DMA-aware memory energy management , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[24] Bishop Brock,et al. Architecting for power management: The IBM® POWER7™ approach , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[25] David W. Nellans,et al. Micro-pages: increasing DRAM efficiency with locality-aware data placement , 2010, ASPLOS XV.
[26] Ronald G. Dreslinski,et al. The M5 Simulator: Modeling Networked Systems , 2006, IEEE Micro.
[27] Qingyuan Deng,et al. MemScale: active low-power modes for main memory , 2011, ASPLOS XVI.
[28] Margaret Martonosi,et al. Computer Architecture Techniques for Power-Efficiency , 2008, Computer Architecture Techniques for Power-Efficiency.
[29] David C. Snowdon,et al. Power Management and Dynamic Voltage Scaling: Myths and Facts , 2005 .
[30] Minyi Guo,et al. AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture , 2012, IEEE International Symposium on High-Performance Comp Architecture.
[31] Thomas F. Wenisch,et al. MultiScale: memory system DVFS with multiple memory controllers , 2012, ISLPED '12.
[32] Brad Calder,et al. Using SimPoint for accurate and efficient simulation , 2003, SIGMETRICS '03.
[33] Xiaodong Li,et al. Performance directed energy management for main memory and disks , 2004, ASPLOS XI.
[34] Chulwoo Kim,et al. A 1.6V 1.4Gb/s/pin consumer DRAM with self-dynamic voltage-scaling technique in 44nm CMOS technology , 2011, 2011 IEEE International Solid-State Circuits Conference.
[35] Meeta Sharma Gupta,et al. System level analysis of fast, per-core DVFS using on-chip switching regulators , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.
[36] Thomas F. Wenisch,et al. Disaggregated memory for expansion and sharing in blade servers , 2009, ISCA '09.
[37] Thomas F. Wenisch,et al. PowerNap: eliminating server idle power , 2009, ASPLOS.