Real-Time Scheduling Using Credit-Controlled Static-Priority Arbitration

The convergence of application domains in new systems-on-chip (SoC) results in systems with many applications with a mix of soft and hard real-time requirements. To reduce cost, resources, such as memories and interconnect, are shared between applications. However, resource sharing introduces interference between the sharing applications, making it difficult to satisfy their real-time requirements. Existing arbiters do not efficiently satisfy the requirements of applications in SoCs, as they either couple rate or allocation granularity to latency, or cannot run at high speeds in hardware with a low-cost implementation. The contribution of this paper is an arbiter called credit- controlled static-priority (CCSP), consisting of a rate regulator and a static-priority scheduler. The rate regulator isolates applications by regulating the amount of provided service in a way that decouples allocation granularity and latency. The static-priority scheduler decouples latency and rate, such that low latency can be provided to any application, regardless of the allocated rate. We show that CCSP belongs to the class of latency-rate servers and guarantees the allocated rate within a maximum latency, as required by hard real-time applications. We present a hardware implementation of the arbiter in the context of a DDR2 SDRAM controller. An instance with six ports running at 200 MHz requires an area of 0.0223 mm2 in a 90 nm CMOS process.

[1]  Sander Stuijk,et al.  Dataflow model for credit-controlled static-priority arbitration , 2010 .

[2]  Marco Bekooij,et al.  Performance guarantees by simulation of process , 2005, SCOPES '05.

[3]  Jean-Yves Le Boudec,et al.  Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .

[4]  Wa Halang,et al.  REAL-TIME SYSTEMS .1. , 1990 .

[5]  Kees G. W. Goossens,et al.  Efficient Service Allocation in Hardware Using Credit-Controlled Static-Priority Arbitration , 2009, 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.

[6]  Domenico Ferrari,et al.  Rate-Controlled Service Disciplines , 1994, J. High Speed Networks.

[7]  Kees Goossens,et al.  Chapter 15 INTERCONNECT AND MEMORY ORGANIZATION IN SOCS FOR ADVANCED SET-TOP BOXES AND TV Evolution, Analysis, and Trends , 2005 .

[8]  Sander Stuijk,et al.  Dataflow Analysis for Real-Time Embedded Multiprocessor System Design , 2005 .

[9]  Kees G. W. Goossens,et al.  Predator: A predictable SDRAM memory controller , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[10]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[11]  Rolf Ernst,et al.  Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[12]  H. Jonathan Chao,et al.  Design of an ATM shaping multiplexer with guaranteed output burstiness , 1997 .

[13]  Giuseppe Lipari,et al.  Resource partitioning among real-time applications , 2003, 15th Euromicro Conference on Real-Time Systems, 2003. Proceedings..

[14]  Maarten Wiggers,et al.  A Priority-Based Budget Scheduler with Conservative Dataflow Model , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[15]  Jan Staschulat,et al.  Dataflow models for shared memory access latency analysis , 2009, EMSOFT '09.

[16]  Chienhua Chen,et al.  Service disciplines for guaranteed performance service , 1997, Proceedings Fourth International Workshop on Real-Time Computing Systems and Applications.

[17]  Andreas D. Bovopoulos,et al.  A simple and efficient bus management scheme that supports continuous streams , 1995, TOCS.

[18]  Catherine Rosenberg,et al.  Extremal traffic and bounds for the mean delay of multiplexed regulated traffic streams , 2002, Proceedings.Twenty-First Annual Joint Conference of the IEEE Computer and Communications Societies.

[19]  Kang G. Shin,et al.  Scalable hardware earliest-deadline-first scheduler for ATM switching networks , 1997, Proceedings Real-Time Systems Symposium.

[20]  S. J. Golestani A stop-and-go queueing framework for congestion management , 1990, SIGCOMM 1990.

[21]  Lothar Thiele,et al.  Performance analysis of greedy shapers in real-time systems , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[22]  Salil S. Kanhere,et al.  Fair, efficient and low-latency packet scheduling using nested deficit round robin , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[23]  Geert Jan Olsder,et al.  Max Plus at Work-Modelling and Analysis of Synchronized Systems , 2006 .

[24]  J. Isoaho,et al.  Interconnect and Memory Organization in SOCs for Advanced Set-Top Boxes and TV: Evolutin, Analysis and Trends , 2005 .

[25]  Jef L. van Meerbergen,et al.  Memory arbitration and cache management in stream-based systems , 2000, DATE '00.

[26]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[27]  Albert G. Greenberg,et al.  A scalable architecture for fair leaky-bucket shaping , 1997, Proceedings of INFOCOM '97.

[28]  Rene L. Cruz,et al.  A calculus for network delay, Part I: Network elements in isolation , 1991, IEEE Trans. Inf. Theory.

[29]  Kees Goossens,et al.  Real-Time Scheduling of Hybrid Systems using Credit-Controlled Static-Priority Arbitration , 2007 .

[30]  Giorgio Buttazzo,et al.  Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications , 1997 .

[31]  Rolf Ernst,et al.  A Polynomial-Time Algorithm for Computing Response Time Bounds in Static Priority Scheduling Employing Multi-linear Workload Bounds , 2010, 2010 22nd Euromicro Conference on Real-Time Systems.

[32]  Rajeev Agrawal,et al.  Ibm Research Report Performance Bounds for Guaranteed and Adaptive Services Performance Bounds for Guaranteed and Adaptive Services , 2007 .

[33]  Jens Sparsø,et al.  Scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[34]  George Kesidis,et al.  Worst-case performance of a buffer with independent shaped arrival processes , 2000, IEEE Communications Letters.

[35]  Hui Zhang,et al.  Service disciplines for guaranteed performance service in packet-switching networks , 1995, Proc. IEEE.

[36]  Sander Stuijk,et al.  Throughput Analysis of Synchronous Data Flow Graphs , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[37]  Andrea Francini,et al.  Minimum-latency dual-leaky-bucket shapers for packet multiplexers: theory and implementation , 2000, 2000 Eighth International Workshop on Quality of Service. IWQoS 2000 (Cat. No.00EX400).

[38]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[39]  Alan Burns,et al.  Hierarchical fixed priority pre-emptive scheduling , 2005, 26th IEEE International Real-Time Systems Symposium (RTSS'05).

[40]  Giorgio C. Buttazzo,et al.  Resource Reservation in Dynamic Real-Time Systems , 2004, Real-Time Systems.

[41]  Yajun Ha,et al.  Multi-Processor System-Level Synthesis for Multiple Applications on Platform FPGA , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[42]  Stamatis Vassiliadis,et al.  The TM3270 media-processor , 2005, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05).

[43]  J. Rexford,et al.  A Router Architecture for Real-Time Point-to-Point Networks , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).

[44]  Lui Sha,et al.  Aperiodic task scheduling for Hard-Real-Time systems , 2006, Real-Time Systems.

[45]  Costas Courcoubetis,et al.  Weighted Round-Robin Cell Multiplexing in a General-Purpose ATM Switch Chip , 1991, IEEE J. Sel. Areas Commun..

[46]  Pieter van der Wolf,et al.  Real-Time Analysis for Memory Access in Media Processing SoCs: A Practical Approach , 2008, 2008 Euromicro Conference on Real-Time Systems.

[47]  Luca Benini,et al.  An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[48]  Satish K. Tripathi,et al.  Carry-over round robin: a simple cell scheduling mechanism for ATM networks , 1998, TNET.

[49]  Anujan Varma,et al.  Latency-rate servers: a general model for analysis of traffic scheduling algorithms , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[50]  Sander Stuijk,et al.  Worst-case performance analysis of Synchronous Dataflow scenarios , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[51]  Gerard J. M. Smit,et al.  Modelling run-time arbitration by latency-rate servers in dataflow graphs , 2007, SCOPES '07.

[52]  George Varghese,et al.  Efficient fair queueing using deficit round robin , 1995, SIGCOMM '95.

[53]  Srinivasan Keshav,et al.  Rate controlled servers for very high-speed networks , 1990, [Proceedings] GLOBECOM '90: IEEE Global Telecommunications Conference and Exhibition.

[54]  Jürgen Teich,et al.  CODES+ISSS 2007 , 2007 .

[55]  Soonhoi Ha,et al.  A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification , 2010, J. Signal Process. Syst..

[56]  S. Stuijk Predictable mapping of streaming applications on multiprocessors , 2007 .

[57]  Kees G. W. Goossens,et al.  CoMPSoC: A template for composable and predictable multi-processor system on chips , 2009, TODE.