A digitally-calibrated 10GS/s reconfigurable flash ADC in 65-nm CMOS
暂无分享,去创建一个
[1] Hirotaka Tamura,et al. A 5Gb/s speculative DFE for 2x blind ADC-based receivers in 65-nm CMOS , 2010, 2010 Symposium on VLSI Circuits.
[2] M. Wolfe,et al. A 700M Sample/s 6 b read channel A/D converter with 7 b servo mode , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[3] Rui Paulo Martins,et al. A power-efficient 1.056 GS/s resolution-switchable 5-bit/6-bit flash ADC for UWB applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[4] Robert H. M. van Veldhoven,et al. A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] L. Richard Carley,et al. A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[6] Kwang Young Kim,et al. A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration , 2008, IEEE Journal of Solid-State Circuits.
[7] S. Chakrabartty,et al. A dynamic reconfigurable A/D converter for sensor applications , 2005, IEEE Sensors, 2005..
[8] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[9] Wei Zhang,et al. 21.7 A 500mW digitally calibrated AFE in 65nm CMOS for 10Gb/s Serial links over backplane and multimode fiber , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[10] Chih-Kong Ken Yang,et al. 10Gb/s serial I/O receiver based on variable reference ADC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[11] Jin Liu,et al. Bulk Voltage Trimming Offset Calibration for High-Speed Flash ADCs , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.