Reconfiguration algorithm for degradable processor arrays based on row and column rerouting

This paper discusses the reconfiguration problem of two-dimensional degradable VLSI/WSI processor arrays under the row and column rerouting constraints. Some algorithms have been proposed for this problem; however they are not designed to be implemented in hardware for self-reconfigurable systems. In this paper we propose an efficient reconfiguration algorithm for degradable processor arrays based on the simple schemes of row and column rerouting. For the aim of realizing self-reconfiguration, the new rerouting schemes employed in our method are designed to be executed using only local information from neighboring processors. The performances of proposed algorithm are compared with previous studies and it indicates that the proposed algorithm achieves better results in terms of harvest and degradation.

[1]  Shantanu Dutt,et al.  Hardware-Efficient and Highly Reconfigurable 4- and 2-Track Fault-Tolerant Designs for Mesh-Connected Arrays , 2001, J. Parallel Distributed Comput..

[2]  Wu Jigang,et al.  A run-time reconfiguration algorithm for VLSI arrays , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[3]  Hon Wai Leong,et al.  On the reconfiguration of degradable VLSI/WSI arrays , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Itsuo Takanami,et al.  Fault-Tolerant Processor Arrays Based on the 1½-Track Switches with Flexible Spare Distributions , 2000, IEEE Trans. Computers.

[5]  Sun-Yuan Kung,et al.  Fault-Tolerant Array Processors Using Single-Track Switches , 1989, IEEE Trans. Computers.

[6]  Kai Hwang,et al.  Advanced computer architecture - parallelism, scalability, programmability , 1992 .

[7]  Thomas Kailath,et al.  Reconfiguring Processor Arrays Using Multiple-Track Models: The 3-Track-1-Spare-Approach , 1993, IEEE Trans. Computers.

[8]  Masaru Fukushi,et al.  A self-reconfigurable hardware architecture for mesh arrays using single/double vertical track switches , 2004, IEEE Transactions on Instrumentation and Measurement.

[9]  Sy-Yen Kuo,et al.  Efficient reconfiguration algorithms for degradable VLSI/WSI arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Fabrizio Lombardi,et al.  Approaches for the repair of VLSI/WSI RRAMs by row/column deletion , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[11]  Pinaki Mazumder,et al.  Generation of Minimal Vertex Covers for Row/Column Allocation in Self-Repairable Arrays , 1996, IEEE Trans. Computers.

[12]  Shambhu J. Upadhyaya,et al.  A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors , 1997, IEEE Trans. Computers.

[13]  Jung Hwan Kim,et al.  The Rule-Based Approach to Reconfiguration of 2-D Processor Arrays , 1993, IEEE Trans. Computers.

[14]  Chor Ping Low,et al.  An Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays , 2000, IEEE Trans. Computers.

[15]  Susumu Horiguchi,et al.  A self-reconfiguration architecture for mesh arrays , 1994, IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.