OFDM Receiver Design

Othogonal Frequency Division Multiplex (OFDM) has gained considerable attention in recent years. It has been adopted for various standards include the 802.11a wireless LAN standard. In this project, we implemented an OFDM receiver based 802.11a standard. Furthermore, since spatial diversity is the ultimate way to increase system capacity in bandwidth-cautious wireless applications, the SVD antenna-array processing algorithm is also implemented and will be integrated with the OFDM receiver. Key system blocks including Cordic, FFT, Viterbi decoder, and SVD are implemented in both Simulink and Module Compiler. Simulink simulation of the OFDM receiver is performed and BER is determined. Total chip area of the OFDM system in 0.25mm process is 430mm and dissipates about 2.6W of power, dominated by the SVD array. 1. Overview 1.1 Background Orthogonal Frequency Division Multiplex (OFDM) system has inherent advantage over single carrier system in frequency-selective fading channel. It has been adopted by various standards in recent years including DSL and 802.11a wireless LAN standards. 1.2 Project goal The goal of the project is to: 1. Implement an OFDM digital receiver that conforms to the 802.11a standard 2. Integrate antenna-array processing module into the OFDM system. The antenna-array processing module implements the SVD algorithm proposed in the TFS radio project. 1.3 Report organization The report is organized into six sections. The second section discusses the basics of OFDM and various practical problems with OFDM. The system architecture of 802.11a is introduced in the third section. The synchronization and channel estimation schemes are discussed. Section four discusses the system Simulink simulation including the detailed implementation of individual blocks. Section five talks about the VHDL implementation of several key blocks of the OFDM receiver as well as the testing and simulation results for these blocks. The reported is concluded by section six. 2. Introduction to OFDM 2.1 Signal representation In an OFDM system, data is carried on narrow-band sub-carriers in frequency domain. Data was transformed into time-domain using IFFT at the transmitter and transformed back to frequency-domain using FFT at the receiver. The total number of sub-carriers translates into the number of points of the IFFT/FFT. Suppose the data set to be transmitted is ) 1 2 / ( , ), 1 2 / ( ), 2 / ( − + − − N U N U N U K where N is the total number of sub-carriers. The discrete-time representation of the signal after IFFT is

[1]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[2]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[3]  Jeong-A Lee,et al.  Constant-Factor Redundant CORDIC for Angle Calculation and Rotation , 1992, IEEE Trans. Computers.

[4]  Jean-Michel Muller,et al.  The CORDIC Algorithm: New Results for Fast VLSI Implementation , 1993, IEEE Trans. Computers.

[5]  Teresa H. Y. Meng,et al.  Hybrid survivor path architectures for Viterbi decoders , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[7]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[8]  Per Ola Börjesson,et al.  OFDM channel estimation by singular value decomposition , 1996, Proceedings of Vehicular Technology Conference - VTC.

[9]  Oskar Mencer,et al.  Application of Reconfigurable CORDIC Architectures , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[10]  A. N. Willson,et al.  Low-power Viterbi decoder for CDMA mobile terminals , 1998 .

[11]  Meng-Han Hsieh,et al.  Channel estimation for OFDM systems based on comb-type pilot arrangement in frequency selective fading channels , 1998 .

[12]  E.F. Deprettere,et al.  An algorithm transformation approach to CORDIC based parallel singular value decompositions architectures , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[13]  Hannu Tenhunen,et al.  Design of a super-pipelined Viterbi decoder , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[14]  Keshab K. Parhi,et al.  A high-speed CORDIC algorithm and architecture for DSP applications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[15]  Bevan M. Baas,et al.  A low-power, high-performance, 1024-point FFT processor , 1999, IEEE J. Solid State Circuits.

[16]  Keshab K. Parhi,et al.  Efficient FFT implementation using digit-serial arithmetic , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[17]  H. Suzuki,et al.  A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder , 2000, IEEE Journal of Solid-State Circuits.

[18]  J. Gotze,et al.  Complex CORDIC-like algorithms for linearly constrained MVDR beamforming , 2000, 2000 International Zurich Seminar on Broadband Communications. Accessing, Transmission, Networking. Proceedings (Cat. No.00TH8475).

[19]  W. R. Davis,et al.  A design environment for high throughput, low power dedicated signal processing systems , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[20]  Lajos Hanzo,et al.  Orthogonal frequency division multiplex synchronization techniques for frequency-selective fading channels , 2001, IEEE J. Sel. Areas Commun..