A sub-2W 10GBase-T analog front-end in 40nm CMOS process

The IEEE802.3an 10GBase-T standard [1] provides full duplex transmission and reception over 4 twisted pairs in a 100M UTP cable. Earlier AFE implementations for this standard have utilized a transmitter hybrid configuration requiring multiple DACs with stringent inter-DAC matching requirements [2-3]. This paper describes a new AFE architecture using a single DAC and line-driver to achieve better echo-cancellation linearity. The design achieves >;59dB TX SFDR and >;68dB echo-cancellation (EC) SFDR across 400MHz bandwidth. The AFE receiver circuitry consists of PGA and 2× time-interleaved SHA-less 11b pipelined ADC operating at 800MS/s. Measured receive noise floor and SFDR is <;-144dBm/Hz and >;53dB, respectively. The AFE dissipates less than 2W power, occupies 17mm2 silicon area including 4 lanes with clocking circuitry, and is implemented in a 40nm triple-gate 0.9V/1.2V/2.5V CMOS process.

[1]  Xiaodong Liu,et al.  A 12b 2.9GS/s DAC with IM3 ≪−60dBc beyond 1GHz in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Jan Mulder,et al.  An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[3]  Jingbo Wang,et al.  A 1GS/s 11b Time-Interleaved ADC in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Moshe Malkin,et al.  A full-duplex 10GBase-T transmitter hybrid with SFDR >65dBc Over 1 to 400MHz in 40nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Sandeep Gupta,et al.  A 10Gb/s IEEE 802.3an-Compliant Ethernet Transceiver for 100m UTP Cable in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.