CMOS erasable programmable logic with zero standby power

Programmable logic ICs with a complexity of up to 2000 gates will be reported. An input transition detector powers up the circuits and differential logic in the critical speed paths affords a 25ns delay.

[1]  M. Holler,et al.  A 100ns 256K CMOS EPROM , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  A.C. Folmsbee.  PROM Cell made with an EPROM process , 1983, 1983 International Electron Devices Meeting.

[3]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  K.C. Hardee,et al.  A fault-tolerant 30 ns/375 mW 16Kx1 NMOS static RAM , 1981, IEEE Journal of Solid-State Circuits.