Embedded processors and systems: Architectural issues and solutions for emerging applications

The design of embedded systems concerns hardware, software and mixed hardware-software issues. The increasing demand of complex consumer applications, such as the management of multimedia content and value-added services provided via mobile devices [1], is pushing towards the development of new architectures, operating systems and development environments. Among the most promising architectures, there are heterogeneous systems on chip. In a typical design, such systems integrate microprocessor(s)/microcontroller(s) and DSP cores. In them, microprocessor(s)/microcontroller(s) are devoted to the execution of the control, coordination and interfacing parts of the application, DSP are devoted to the support of numerically intensive tasks. Examples of this tendency can be verified in some commercial products such as the Texas-Instrument OMAP or the Atmel Diopsis families, comprising integrated ARM/DSP cores [2,3]. This scenario requires studies on the chip architecture (e.g. how many units, which kind of units, in which way they communicate, how the chips are interconnected: these are some of the open questions [6–8]) and on the paradigms for synchronization/communication at hardware and software level. In addition, advances in development tools for the management and exploitation of the cross-interaction among cores are highly

[1]  Frank Vahid,et al.  A highly configurable cache architecture for embedded systems , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..

[2]  S. Dehuri,et al.  Non-dominated sorting genetic algorithms for heterogeneous embedded system design , 2004, International Conference on Intelligent Sensing and Information Processing, 2004. Proceedings of.

[3]  Christian Haubelt,et al.  Accelerating design space exploration using pareto-front arithmetics , 2003, ASP-DAC '03.

[4]  Lieven Eeckhout,et al.  Adaptive prefetching for multimedia applications in embedded systems , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[5]  Michael J. Pont.  Patterns for Time-Triggered Embedded Systems: Building Reliable Applications with the 8051 Family of Microcontrollers , 2001 .

[6]  Paul Stravers.  Homogeneous multiprocessing for the masses , 2004, 2nd Workshop onEmbedded Systems for Real-Time Multimedia, 2004. ESTImedia 2004..

[7]  Christian Haubelt,et al.  Accelerating design space exploration using Pareto-front arithmetics [SoC design] , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[8]  Ravi Rajwar,et al.  The impact of performance asymmetry in emerging multicore architectures , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[9]  Zeshan Chishti,et al.  Optimizing replication, communication, and capacity allocation in CMPs , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[10]  Konrad K. Lai,et al.  The Impact of Performance Asymmetry in Emerging Multicore Architectures , 2005, ISCA 2005.

[11]  Patrick Schaumont,et al.  Domain-Specific Codesign for Embedded Security , 2003, Computer.

[12]  T. N. Vijaykumar,et al.  Optimizing Replication, Communication, and Capacity Allocation in CMPs , 2005, ISCA 2005.

[13]  Manfred Schlett.  Trends in Embedded-Microprocessor Design , 1998, Computer.

[14]  Michael J. Pont,et al.  Designing embedded systems using patterns: A case study , 2004, J. Syst. Softw..

[15]  Dean M. Tullsen,et al.  Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).