An integer programming method for constructing tightly coupled VLSI subarrays

Minimizing the interconnection length between the processing elements (PEs) of VLSI arrays is beneficial to reduce the capacitance, power dissipation and dynamic communication cost. In this paper, a novel method, based on integer programming, for constructing tightly-coupled subarrays from the degradable VLSI arrays is presented, such that the target array has the minimum interconnection length. Compared with the state-of-the-art algorithms, the proposed method can guarantee that the interconnection length of the target array is minimum in row and column directions simultaneously. The performances of the proposed method are compared with previous studies and it indicates that the proposed method achieves better results in terms of total interconnection length.

[1]  T. Srikanthan,et al.  Reconfiguration of high performance VLSI sub-arrays , 2006 .

[2]  Hon Wai Leong,et al.  On the reconfiguration of degradable VLSI/WSI arrays , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Kai Wang,et al.  Constructing Sub-Arrays with ShortInterconnects from Degradable VLSI Arrays , 2014, IEEE Transactions on Parallel and Distributed Systems.

[4]  Sy-Yen Kuo,et al.  Efficient reconfiguration algorithms for degradable VLSI/WSI arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Masaru Fukushi,et al.  Reconfiguration algorithm for degradable processor arrays based on row and column rerouting , 2004 .

[6]  Mariagiovanna Sami,et al.  Fault-tolerance through reconfiguration of VLSI and WSI awards , 1989, MIT Press series in computer systems.

[7]  Mariagiovanna Sami,et al.  Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays , 1989 .

[8]  Chor Ping Low,et al.  An Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays , 2000, IEEE Trans. Computers.

[9]  Wu Jigang,et al.  Power Efficient Sub-Array in Reconfigurable VLSI Meshes , 2005, Journal of Computer Science and Technology.

[10]  Kai Wang,et al.  Minimizing interconnect length on reconfigurable meshes , 2009, Frontiers of Computer Science in China.

[11]  Wu Jigang,et al.  Reconfiguration algorithms for power efficient VLSI subarrays with four-port switches , 2006, IEEE Transactions on Computers.

[12]  Wu Jigang,et al.  New Reconfiguration Algorithm for Degradable VLSI Arrays , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.