Generation of Lifetime-Aware Pareto-Optimal Fronts Using a Stochastic Reliability Simulator
暂无分享,去创建一个
Francisco V. Fernández | Montserrat Nafría | R. Castro-López | Elisenda Roca | Javier Martín-Martínez | P. Saraza-Canflanca | Fábio Passos | Rosana Rodríguez | A. Toro-Frias | P. Martín-Lloret
[1] Georges G. E. Gielen,et al. Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies , 2008, 2008 Design, Automation and Test in Europe.
[2] R. Degraeve,et al. Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.
[3] Ali Emre Pusane,et al. A deterministic aging simulator and an analog circuit sizing tool robust to aging phenomena , 2015, 2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[4] Francisco V. Fernández,et al. A size-adaptive time-step algorithm for accurate simulation of aging in analog ICs , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).
[5] Bogdan Tudor,et al. MOSRA: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.
[6] Francisco V. Fernández,et al. Including a stochastic model of aging in a reliability simulation flow , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[7] Ali Emre Pusane,et al. A novel yield aware multi-objective analog circuit optimization tool , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[8] Qingfu Zhang,et al. An Efficient Evolutionary Algorithm for Chance-Constrained Bi-Objective Stochastic Optimization , 2013, IEEE Transactions on Evolutionary Computation.
[9] Xin Pan,et al. Reliability optimization of analog integrated circuits considering the trade-off between lifetime and area , 2012, Microelectron. Reliab..
[10] Francisco V. Fernández,et al. Reliability simulation for analog ICs: Goals, solutions, and challenges , 2016, Integr..
[11] M. Nafría,et al. Probabilistic defect occupancy model for NBTI , 2011, 2011 International Reliability Physics Symposium.
[12] Katsumi Homma,et al. Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances , 2010, Design Automation Conference.
[13] Georges Gielen,et al. Analog IC Reliability in Nanometer CMOS , 2013 .
[14] Jaeha Kim,et al. Yield-Aware Pareto Front Extraction for Discrete Hierarchical Optimization of Analog Circuits , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Francisco V. Fernández,et al. CASE: A reliability simulation tool for analog ICs , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[16] Daniel Mueller-Gritschneder,et al. Computation of yield-optimized Pareto fronts for analog integrated circuit specifications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[17] Francisco V. Fernández,et al. Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.