Receptor Digital para Medição de Balizas de Satélite
暂无分享,去创建一个
A prototype for a digital beacon receiver to be used in Earth-Satellite propagation experiments is presented. The HF signal is sampled at about 40Ms/s using a high speed ADC, down converted and decimated by a signal processing chip. The output samples are processed by a DSP development kit that implements phase locked loop by software. The VCO is implemented by reprogramming the chip numerical oscillator (NCO). Preliminary results are presented for closed loop operation and several starting conditions. Future work topics are discussed.
[1] Francis D. Natali,et al. AFC Tracking Algorithms , 1984, IEEE Trans. Commun..
[2] C. J. Kikkert,et al. A DSP Based Satellite Beacon Receiver and Radiometer , 1998 .
[3] Alain Blanchard,et al. Phase-Locked Loops: Application to Coherent Receiver Design , 1976, IEEE Transactions on Systems, Man, and Cybernetics.