Emulating and diagnosing IR-drop by using dynamic SDF
暂无分享,去创建一个
[1] Vinay Jayaram,et al. Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[2] Kenneth M. Butler,et al. A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[3] Shuvra S. Bhattacharyya,et al. Efficient simulation of critical synchronous dataflow graphs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[4] Mark Mohammad Tehranipoor,et al. Supply Voltage Noise Aware ATPG for Transition Delay Faults , 2007, 25th IEEE VLSI Test Symposium (VTS'07).
[5] Kaustav Banerjee,et al. Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..
[6] Guido Gronthoud,et al. Power Supply Noise in Delay Testing , 2006, 2006 IEEE International Test Conference.
[7] Mark Mohammad Tehranipoor,et al. Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths , 2009, 2009 27th IEEE VLSI Test Symposium.
[8] Guido Gronthoud,et al. Modeling Power Supply Noise in Delay Testing , 2007, IEEE Design & Test of Computers.
[9] Aloysius K. Mok,et al. Simulation-Verification: Biting at the State Explosion Problem , 2001, IEEE Trans. Software Eng..
[10] Yang Wu,et al. Effect of IR-Drop on Path Delay Testing Using Statistical Analysis , 2007, 16th Asian Test Symposium (ATS 2007).
[11] Mark Mohammad Tehranipoor,et al. Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation , 2008, 2008 Design, Automation and Test in Europe.
[12] Susmita Sur-Kolay,et al. A modeling approach for addressing power supply switching noise related failures of integrated circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.